component
SI8271ABD-IS
Public Made by Adomby adom
Skyworks Solutions Gate Drive ICs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
SI8271ABD-IS
Skyworks Solutions · Gate Drive ICs · SOIC-8
SI8271ABD-IS from Skyworks Solutions, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VI | input | Digital driver control signal input referenced to the input-side ground GNDI. |
| 2 | VDDI | power_in | Input side power supply, 2.5-5.5 V operating range. |
| 3 | GNDI | power_in | Input side ground. |
| 4 | EN | input | Enable input for the driver. |
| 5 | GND | power_in | Driver side ground. |
| 6 | VO- | output | Gate drive pull-low output, separate pull-down output for slew rate control. |
| 7 | VO+ | output | Gate drive pull-high output, separate pull-up output for slew rate control. |
| 8 | VDD | power_in | Driver side power supply, 4.2-30 V operating range. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Skyworks Solutions |
| Package | SOIC-8 |
| Category | Power Management |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Supply Voltage | VDDI | 2.5 | 5.5 | V | VDDI, GNDI | 21 | |
| Driver Supply Voltage | VDDx | 4.2 | 30 | V | VDDx, GNDx | 21 | |
| Input Supply Quiescent Current | IDDQ | 7.9 | 10 | mA | 21 | ||
| Input Supply Active Current | IDDI | 8 | 10 | mA | f = 500 kHz | 21 | |
| Output Supply Quiescent Current | IDDxQ | 2.5 | 4 | mA | 21 | ||
| Output Supply Active Current | IDDx | 10 | 11 | mA | f = 500 kHz (no load) | 21 | |
| VDDI UVLO Threshold + | VDDIUV+ | 1.85 | 2.2 | 2.45 | V | 21 | |
| VDDI UVLO Threshold, | VDDIUV- | 1.75 | 2.1 | 2.35 | V | 21 | |
| UVLO Threshold + (Driver Side), 5 V Threshold | VDDxUV+ | 4.9 | 5.5 | 6.3 | V | 5 V Threshold | 21 |
| UVLO Threshold - (Driver Side), 5 V Threshold | VDDxUV- | 4.6 | 5.2 | 5.9 | V | 5 V Threshold | 22 |
| Logic High Input Threshold | VIH | 2 | V | 22 | |||
| Logic Low Input Threshold | VIL | 0.8 | V | 22 | |||
| Input Hysteresis | VHYST | 350 | 400 | mV | 22 | ||
| Logic Low Output Voltage | VOL | 0.04 | V | IO = 1 mA | 22 | ||
| Propagation Delay, Si8271/3/5 with deglitch option | tPLH, tPHL | 30 | 45 | 75 | ns | CL = 200 pF | 22 |
| Pulse Width Distortion, Si8271/3/5 all options | PWD | 3.6 | 8 | ns | /tPLH, tPHL/ | 22 | |
| High Output Transistor RDS(ON) | ROH | 2.7 | Ω | 21 | |||
| Low Output Transistor RDS(ON) | ROL | 1 | Ω | 21 | |||
| High Level Peak Output Current | IOH | 1.8 | A | VDDx = 15 V, See Figure 4.2 | 21 | ||
| Low Level Peak Output Current | IOL | 4 | A | VDDx = 15 V, See Figure 4.1 | 21 | ||
| VDDI Hysteresis | VDDIHYS | 100 | mV | 21 | |||
| UVLO Lockout Hysteresis, 5 V Threshold | VDDxHYS | 300 | mV | 5 V Threshold | 22 | ||
| Storage Temperature | TSTG | -65 | 150 | °C | 30 | ||
| Operating Temperature | TA | -40 | 125 | °C | 30 | ||
| Junction Temperature | TJ | 150 | °C | 30 | |||
| Input-side supply voltage | VDDI | -0.6 | 6 | V | 30 | ||
| Driver-side supply voltage | VDD | -0.6 | 36 | V | 30 | ||
| Voltage on any input pin with respect to ground | VI, EN | -0.5 | V | max is VDD + 0.5 V | 30 | ||
| Peak Output Current | IOPK | 4 | A | tPW = 10 µs, duty cycle = 0.2% | 30 | ||
| Lead Solder Temperature | 260 | °C | 10 s | 30 | |||
| HBM Rating | ESD | 3.5 | kV | HBM | 30 | ||
| CDM Rating | ESD | 2000 | V | CDM | 30 | ||
| Maximum Isolation Voltage (Input to Output) | 3000 | VRMS | 1 sec, NB SOIC-16 and SOIC-8 | 30 | |||
| IC Junction-to-Air Thermal Resistance | θJA | 115 | °C/W | SOIC-8 NB | 28 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| housing | PC | 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components. | 35 |
CAD (KiCad official)
- Symbol:
SI8271ABD-IS - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
si8271abd-is-etched.step/si8271abd-is-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);si8271abd-is.step/si8271abd-is.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Skyworks Solutions datasheet (47 pp, sha256
9b13c1864576d860, retrieved 2026-10-27, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# SI8271ABD-IS
**Skyworks Solutions** · Gate Drive ICs · SOIC-8
SI8271ABD-IS from Skyworks Solutions, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VI | input | Digital driver control signal input referenced to the input-side ground GNDI. |
| 2 | VDDI | power_in | Input side power supply, 2.5-5.5 V operating range. |
| 3 | GNDI | power_in | Input side ground. |
| 4 | EN | input | Enable input for the driver. |
| 5 | GND | power_in | Driver side ground. |
| 6 | VO- | output | Gate drive pull-low output, separate pull-down output for slew rate control. |
| 7 | VO+ | output | Gate drive pull-high output, separate pull-up output for slew rate control. |
| 8 | VDD | power_in | Driver side power supply, 4.2-30 V operating range. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Skyworks Solutions |
| Package | SOIC-8 |
| Category | Power Management |
| Pins | 8 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Supply Voltage | VDDI | 2.5 | | 5.5 | V | VDDI, GNDI | 21 |
| Driver Supply Voltage | VDDx | 4.2 | | 30 | V | VDDx, GNDx | 21 |
| Input Supply Quiescent Current | IDDQ | | 7.9 | 10 | mA | | 21 |
| Input Supply Active Current | IDDI | | 8 | 10 | mA | f = 500 kHz | 21 |
| Output Supply Quiescent Current | IDDxQ | | 2.5 | 4 | mA | | 21 |
| Output Supply Active Current | IDDx | | 10 | 11 | mA | f = 500 kHz (no load) | 21 |
| VDDI UVLO Threshold + | VDDIUV+ | 1.85 | 2.2 | 2.45 | V | | 21 |
| VDDI UVLO Threshold, | VDDIUV- | 1.75 | 2.1 | 2.35 | V | | 21 |
| UVLO Threshold + (Driver Side), 5 V Threshold | VDDxUV+ | 4.9 | 5.5 | 6.3 | V | 5 V Threshold | 21 |
| UVLO Threshold - (Driver Side), 5 V Threshold | VDDxUV- | 4.6 | 5.2 | 5.9 | V | 5 V Threshold | 22 |
| Logic High Input Threshold | VIH | 2 | | | V | | 22 |
| Logic Low Input Threshold | VIL | | | 0.8 | V | | 22 |
| Input Hysteresis | VHYST | 350 | 400 | | mV | | 22 |
| Logic Low Output Voltage | VOL | | | 0.04 | V | IO = 1 mA | 22 |
| Propagation Delay, Si8271/3/5 with deglitch option | tPLH, tPHL | 30 | 45 | 75 | ns | CL = 200 pF | 22 |
| Pulse Width Distortion, Si8271/3/5 all options | PWD | | 3.6 | 8 | ns | /tPLH, tPHL/ | 22 |
| High Output Transistor RDS(ON) | ROH | | 2.7 | | Ω | | 21 |
| Low Output Transistor RDS(ON) | ROL | | 1 | | Ω | | 21 |
| High Level Peak Output Current | IOH | | 1.8 | | A | VDDx = 15 V, See Figure 4.2 | 21 |
| Low Level Peak Output Current | IOL | | 4 | | A | VDDx = 15 V, See Figure 4.1 | 21 |
| VDDI Hysteresis | VDDIHYS | | 100 | | mV | | 21 |
| UVLO Lockout Hysteresis, 5 V Threshold | VDDxHYS | | 300 | | mV | 5 V Threshold | 22 |
| Storage Temperature | TSTG | -65 | | 150 | °C | | 30 |
| Operating Temperature | TA | -40 | | 125 | °C | | 30 |
| Junction Temperature | TJ | | | 150 | °C | | 30 |
| Input-side supply voltage | VDDI | -0.6 | | 6 | V | | 30 |
| Driver-side supply voltage | VDD | -0.6 | | 36 | V | | 30 |
| Voltage on any input pin with respect to ground | VI, EN | -0.5 | | | V | max is VDD + 0.5 V | 30 |
| Peak Output Current | IOPK | | | 4 | A | tPW = 10 µs, duty cycle = 0.2% | 30 |
| Lead Solder Temperature | | | | 260 | °C | 10 s | 30 |
| HBM Rating | ESD | | | 3.5 | kV | HBM | 30 |
| CDM Rating | ESD | | | 2000 | V | CDM | 30 |
| Maximum Isolation Voltage (Input to Output) | | | | 3000 | VRMS | 1 sec, NB SOIC-16 and SOIC-8 | 30 |
| IC Junction-to-Air Thermal Resistance | θJA | | 115 | | °C/W | SOIC-8 NB | 28 |
## Materials and finish
As the datasheet states them (page.json `metadata.appearance`; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| housing | PC | | 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components. | 35 |
## CAD (KiCad official)
- Symbol: `SI8271ABD-IS`
- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`
- 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files: `si8271abd-is-etched.step` / `si8271abd-is-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `si8271abd-is.step` / `si8271abd-is.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Skyworks Solutions datasheet](docs/si8271abd-is-datasheet.pdf) (47 pp, sha256 `9b13c1864576d860`, retrieved 2026-10-27, tier: manufacturer)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/si8271abd-is-datasheet.pdf)