component

SI8244BB-D-IS1R

Public Made by Adom

by adom

Skyworks Solutions Audio Interface ICs, SOIC-16. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentinterfacesi8244bb-d-is1r
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs si8244bb-d-is1r: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
viewers si8244bb-d-is1r: viewers · Ray 29d ago
package.json Publish 0.1.0 · Ray 29d ago
page.json si8244bb-d-is1r: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 20h ago
README.md si8244bb-d-is1r: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 16d ago
si8244bb-d-is1r-etched.fit.json si8244bb-d-is1r: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
si8244bb-d-is1r-etched.glb si8244bb-d-is1r: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
si8244bb-d-is1r-etched.step si8244bb-d-is1r: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
si8244bb-d-is1r.glb Publish 0.1.0 · Ray 29d ago
si8244bb-d-is1r.kicad_mod Publish 0.1.0 · Ray 29d ago
si8244bb-d-is1r.kicad_sym Publish 0.1.0 · Ray 29d ago
si8244bb-d-is1r.lbr Publish 0.1.0 · Ray 29d ago
si8244bb-d-is1r.step Publish 0.1.0 · Ray 29d ago

SI8244BB-D-IS1R

Skyworks Solutions · Audio Interface ICs · SOIC-16

SI8244BB-D-IS1R from Skyworks Solutions, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PWM input PWM input. TTL-level compatible with >400 mV hysteresis; drives both isolated high-side and low-side gate driver outputs through the dead-time and overlap protection block.
2 NC unconnected No connection. Leave floating or tie to any convenient net.
3 VDDI power_in Input-side power supply terminal; connect to a 4.5 to 5.5 V source. Internally tied to pin 8 (both VDDI pins should be bypassed with a local ceramic capacitor to GNDI).
4 GNDI power_in Input-side ground terminal. Return for VDDI, PWM, DISABLE, and DT.
5 DISABLE input Device Disable input. When driven high, this input unconditionally forces outputs VOA and VOB LOW. Should be connected to an external logic level to avoid erroneous operation from capacitive noise coupling.
6 DT input Dead-time programming input. A resistor from DT to GNDI sets the dead time between VOA and VOB transitions (RDT up to 220 kΩ). Tying DT to VDDI or leaving it open selects the default 1 ns dead time.
7 NC unconnected No connection. Leave floating or tie to any convenient net.
8 VDDI power_in Input-side power supply terminal; connect to a 4.5 to 5.5 V source. Second VDDI pin (tied internally to pin 3); bypass locally to GNDI.
9 GNDB power_in Ground terminal for Driver B (low-side driver). Return for VDDB and VOB; isolated from the input-side GNDI.
10 VOB output Driver B output (low-side gate drive). Push-pull output referenced to VDDB/GNDB with 4.0 A peak drive capability (RON(SINK) ≈ 1.0 Ω, RON(SOURCE) ≈ 2.7 Ω on Si8244).
11 VDDB power_in Driver B power supply voltage terminal; connect to a 6.5 to 24 V source referenced to GNDB. Bypass locally with a ceramic + bulk capacitor.
12 NC unconnected No connection. Provides creepage/clearance spacing between the Driver B and Driver A domains.
13 NC unconnected No connection. Provides creepage/clearance spacing between the Driver B and Driver A domains.
14 GNDA power_in Ground terminal for Driver A (high-side driver). Return for VDDA and VOA; isolated from GNDI and GNDB.
15 VOA output Driver A output (high-side gate drive). Push-pull output referenced to VDDA/GNDA with 4.0 A peak drive capability (RON(SINK) ≈ 1.0 Ω, RON(SOURCE) ≈ 2.7 Ω on Si8244).
16 VDDA power_in Driver A power supply voltage terminal; connect to a 6.5 to 24 V source referenced to GNDA. Bypass locally with a ceramic + bulk capacitor.

Key specifications

Parameter Value
Manufacturer Skyworks Solutions
Package SOIC-16
Category Interface
Pins 16

Ordering variants

Same part, different packaging or reel option.

  • SI8244BB-D-IS1R
  • Si8244BB-D-IS1R
  • Si8244CB-D-IS1
  • Si8244CB-D-IS1R
  • Si8241BB-D-IS1
  • Si8241BB-D-IS1R
  • Si8241CB-D-IS1
  • Si8241CB-D-IS1R

CAD (KiCad official)

  • Symbol: SI8244BB-D-IS1R
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: si8244bb-d-is1r-etched.step / si8244bb-d-is1r-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); si8244bb-d-is1r.step / si8244bb-d-is1r.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Skyworks Solutions datasheet (30 pp, sha256 ecde04c70218ff33, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF