component

SI4599DY

Public Made by Adom

by adom

TECH PUBLIC MOSFETs, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorssi4599dyfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 24d ago
viewers si4599dy: viewers · Ray 24d ago
package.json Publish 0.1.0 · Ray 24d ago
page.json Set visibility: public · Ray 24d ago
README.md Publish 0.1.0 · Ray 24d ago
si4599dy-etched.glb Publish 0.1.0 · Ray 24d ago
si4599dy-etched.step si4599dy: factory component page (tier=lcsc) · Ray 24d ago
si4599dy-hero.glb si4599dy: hero GLB from the etched model (keeps the MPN mark) · Ray 24d ago
si4599dy-hero.overlay.json Publish 0.1.0 · Ray 24d ago
si4599dy.glb Publish 0.1.0 · Ray 24d ago
si4599dy.kicad_mod Publish 0.1.0 · Ray 24d ago
si4599dy.kicad_sym Publish 0.1.0 · Ray 24d ago
si4599dy.lbr Publish 0.1.0 · Ray 24d ago
si4599dy.step Publish 0.1.0 · Ray 24d ago

SI4599DY

TECH PUBLIC · MOSFETs · SOP-8

SI4599DY from TECH PUBLIC, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of the N-channel MOSFET (circuit diagram S1); N-channel rated VDS 40V, ID 8A.
2 G1 input Gate of the N-channel MOSFET; VGS maximum ±20V, threshold 1 to 2.0V at ID=250µA.
3 S2 passive Source of the P-channel MOSFET (circuit diagram S2); P-channel rated VDS -40V, ID -7A.
4 G2 input Gate of the P-channel MOSFET; VGS maximum ±20V.
5 D2 passive Drain of the P-channel MOSFET, tied internally with pins 5 to 6; VDS -40V, ID -7A at TA=25℃.
6 D2 passive Drain of the P-channel MOSFET, tied internally with pins 5 to 6; VDS -40V, ID -7A at TA=25℃.
7 D1 passive Drain of the N-channel MOSFET, tied internally with pins 7 to 8; VDS 40V, ID 8A at TA=25℃.
8 D1 passive Drain of the N-channel MOSFET, tied internally with pins 7 to 8; VDS 40V, ID 8A at TA=25℃.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: SI4599DY
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: si4599dy-etched.step / si4599dy-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); si4599dy.step / si4599dy.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (9 pp, sha256 ea28a9d1c6c7509c, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF