component
SI4554DY-T1-E3-VB
Public Made by Adomby adom
VBsemi Elec MOSFETs, SO-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 13d ago |
| viewers | 13d ago |
| package.json | 13d ago |
| page.json | 13d ago |
| README.md | 13d ago |
| si4554dy-t1-e3-vb-etched.glb | 13d ago |
| si4554dy-t1-e3-vb-etched.step | 13d ago |
| si4554dy-t1-e3-vb-hero.glb | 13d ago |
| si4554dy-t1-e3-vb-hero.overlay.json | 13d ago |
| si4554dy-t1-e3-vb.glb | 13d ago |
| si4554dy-t1-e3-vb.kicad_mod | 13d ago |
| si4554dy-t1-e3-vb.kicad_sym | 13d ago |
| si4554dy-t1-e3-vb.lbr | 13d ago |
| si4554dy-t1-e3-vb.step | 13d ago |
SI4554DY-T1-E3-VB
VBsemi Elec · MOSFETs · SO-8
SI4554DY-T1-E3-VB from VBsemi Elec, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | S1 | passive | Source of the N-channel MOSFET (channel 1) in the 40 V dual N/P-channel device. |
| 2 | G1 | input | Gate of the N-channel MOSFET (channel 1), with a gate-source voltage rating of ±20 V. |
| 3 | S2 | passive | Source of the P-channel MOSFET (channel 2) in the 40 V dual N/P-channel device. |
| 4 | G2 | input | Gate of the P-channel MOSFET (channel 2), with a gate-source voltage rating of ±20 V. |
| 5 | D2 | passive | Drain of the P-channel MOSFET (channel 2), tied internally with pin 6. |
| 6 | D2 | passive | Drain of the P-channel MOSFET (channel 2), tied internally with pin 5. |
| 7 | D1 | passive | Drain of the N-channel MOSFET (channel 1), tied internally with pin 8. |
| 8 | D1 | passive | Drain of the N-channel MOSFET (channel 1), tied internally with pin 7. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | VBsemi Elec |
| Package | SO-8 |
| Category | Transistors/Thyristors |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Drain-Source Voltage N-Ch | VDS | 40 | V | TA = 25 °C | 1 | ||
| Drain-Source Voltage P-Ch | VDS | -40 | V | TA = 25 °C | 1 | ||
| Gate-Source Voltage N-Ch | VGS | -20 | 20 | V | TA = 25 °C | 1 | |
| Gate-Source Voltage P-Ch | VGS | -20 | 20 | V | TA = 25 °C | 1 | |
| Pulsed Drain Current P-Ch | IDM | -30 | A | 10 µs pulse width | 1 | ||
| Source-Drain Diode Current N-Ch | IS | 3.6 | A | TC = 25 °C | 1 | ||
| Source-Drain Diode Current P-Ch | IS | -3.6 | A | TC = 25 °C | 1 | ||
| Single Pulse Avalanche Current N-Ch | IAS | 20 | A | L = 0.1 mH | 1 | ||
| Single Pulse Avalanche Current P-Ch | IAS | -20 | A | L = 0.1 mH | 1 | ||
| Maximum Power Dissipation (N and P) | PD | 3 | W | TA = 25 °C | 1 | ||
| Maximum Power Dissipation (N and P) | PD | 2.28 | W | TA = 70 °C | 1 | ||
| Operating Junction and Storage Temperature Range | TJ, Tstg | -55 | 150 | °C | 1 | ||
| Junction-to-Ambient N-Ch | RthJA | 20 | 32.5 | °C/W | t ≤ 10 s | 1 | |
| Junction-to-Ambient P-Ch | RthJA | 27 | 32.5 | °C/W | t ≤ 10 s | 1 | |
| Junction-to-Foot N-Ch | RthJF | 10 | 20 | °C/W | Steady State | 1 | |
| Junction-to-Foot P-Ch | RthJF | 19 | 28 | °C/W | Steady State | 1 | |
| Gate Threshold Voltage N-Ch | VGS(th) | 1 | 2.2 | V | VDS = VGS, ID = 250 µA | 2 | |
| Gate Threshold Voltage P-Ch | VGS(th) | -0.9 | -2.5 | V | VDS = VGS, ID = - 250 µA | 2 | |
| Gate-Body Leakage N-Ch | IGSS | -100 | 100 | nA | VDS = 0 V, VGS = ± 20 V | 2 | |
| Gate-Body Leakage P-Ch | IGSS | -100 | 100 | nA | VDS = 0 V, VGS = ± 20 V | 2 | |
| Zero Gate Voltage Drain Current N-Ch | IDSS | 1 | µA | VGS = 0 V | 2 | ||
| Zero Gate Voltage Drain Current P-Ch | IDSS | -1 | µA | VGS = 0 V | 2 | ||
| Zero Gate Voltage Drain Current N-Ch | IDSS | 10 | µA | VGS = 0 V, TJ = 55 °C | 2 | ||
| Zero Gate Voltage Drain Current P-Ch | IDSS | -10 | µA | VGS = 0 V, TJ = 55 °C | 2 | ||
| Total Gate Charge N-Ch | Qg | 13.3 | 20 | nC | VDS = 20 V, VGS = 10 V, ID = 10 A | 2 | |
| Total Gate Charge P-Ch | Qg | 13 | 20 | nC | VDS = - 20 V, VGS = - 10 V, ID = - 10 A | 2 | |
| Total Gate Charge N-Ch | Qg | 6.5 | 10 | nC | VDS = 20 V, VGS = 4.5 V, ID = 10 A | 2 | |
| Total Gate Charge P-Ch | Qg | 21.7 | 33 | nC | VDS = - 20 V, VGS = - 4.5 V, ID = - 10 A | 2 | |
| Gate Resistance N-Ch | Rg | 0.3 | 1.3 | 2.6 | Ω | f = 1 MHz | 2 |
| Gate Resistance P-Ch | Rg | 1.3 | 6.4 | 12.8 | Ω | f = 1 MHz | 2 |
| Turn-On Delay Time P-Ch | td(on) | 10 | 20 | ns | VDD = - 20 V, RL = 2 Ω, VGEN = - 10 V, Rg = 1 Ω | 3 | |
| Rise Time P-Ch | tr | 9 | 18 | ns | VDD = - 20 V, RL = 2 Ω, VGEN = - 10 V, Rg = 1 Ω | 3 | |
| Turn-Off Delay Time P-Ch | td(off) | 50 | 90 | ns | VDD = - 20 V, RL = 2 Ω, VGEN = - 10 V, Rg = 1 Ω | 3 | |
| Fall Time P-Ch | tf | 13 | 26 | ns | VDD = - 20 V, RL = 2 Ω, VGEN = - 10 V, Rg = 1 Ω | 3 | |
| Turn-On Delay Time N-Ch | td(on) | 11 | 22 | ns | VDD = 20 V, RL = 3.7 Ω, VGEN = 4.5 V, Rg = 1 Ω | 3 | |
| Rise Time N-Ch | tr | 12 | 22 | ns | VDD = 20 V, RL = 3.7 Ω, VGEN = 4.5 V, Rg = 1 Ω | 3 | |
| Turn-On Delay Time P-Ch | td(on) | 42 | 75 | ns | VDD = - 20 V, RL = 2 Ω, VGEN = - 4.5 V, Rg = 1 Ω | 3 | |
| Rise Time P-Ch | tr | 40 | 70 | ns | VDD = - 20 V, RL = 2 Ω, VGEN = - 4.5 V, Rg = 1 Ω | 3 | |
| Turn-Off Delay Time P-Ch | td(off) | 40 | 70 | ns | VDD = - 20 V, RL = 2 Ω, VGEN = - 4.5 V, Rg = 1 Ω | 3 | |
| Fall Time P-Ch | tf | 18 | 35 | ns | VDD = - 20 V, RL = 2 Ω, VGEN = - 4.5 V, Rg = 1 Ω | 3 | |
| Body Diode Voltage N-Ch | VSD | 0.81 | 1.2 | V | IS = 5.4 A | 3 | |
| Body Diode Voltage P-Ch | VSD | -0.77 | -1.2 | V | IS = - 2 A | 3 | |
| Body Diode Reverse Recovery Time P-Ch | trr | 41 | 80 | ns | IF = - 5 A, dI/dt = - 100 A/µs, TJ = 25 °C | 3 | |
| Body Diode Reverse Recovery Charge P-Ch | Qrr | 32 | 65 | nC | IF = - 5 A, dI/dt = - 100 A/µs, TJ = 25 °C | 3 |
CAD (KiCad official)
- Symbol:
SI4554DY-T1-E3-VB - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SO-8 (KiCad packages3D, STEP)
- 3D model files:
si4554dy-t1-e3-vb-etched.step/si4554dy-t1-e3-vb-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);si4554dy-t1-e3-vb.step/si4554dy-t1-e3-vb.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: VBsemi Elec datasheet (14 pp, sha256
e5ea5e63ad4303d7, retrieved 2026-10-27, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).