component

SI4463-B1B-FMR

Public Made by Adom

by adom

SKYWORKS SILICON LABS RF Transceiver ICs, QFN-20-EP(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentrf and wirelesssi4463-b1b-fmrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
si4463-b1b-fmr / README.md
History Download
Ray Publish 0.1.0 c6efa4b 7d ago

SI4463-B1B-FMR

SKYWORKS SILICON LABS · RF Transceiver ICs · QFN-20-EP(4x4)

SI4463-B1B-FMR from SKYWORKS SILICON LABS, in a QFN-20-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SDN input Shutdown input (0 to VDD V digital); SDN must be 0 in all modes except Shutdown, and when SDN = 1 the chip is completely shut down and register contents are lost.
2 RXp input Differential RF input pin of the LNA; see the application schematic for the example matching network.
3 RXn input Differential RF input pin of the LNA; see the application schematic for the example matching network.
4 TX output Transmit output pin; the PA output is an open-drain connection, so the L-C match must supply VDD (+3.3 VDC nominal) to this pin.
5 NC unconnected No connect; not connected internally to any circuitry.
6 VDD power_in Supply voltage input to internal regulators, +1.8 to +3.6 V; recommended supply voltage is +3.3 V.
7 TXRAMP output Programmable bias output with ramp capability for an external FET PA; see section 5.4 Transmitter (TX).
8 VDD power_in Supply voltage input to internal regulators, +1.8 to +3.6 V; recommended supply voltage is +3.3 V.
9 GPIO0 bidirectional General purpose digital I/O configurable for functions such as microcontroller clock output, FIFO status, POR, wake-up timer, low battery detect, TRSW and antenna diversity control; GPIO pins can source up to 5 mA.
10 GPIO1 bidirectional General purpose digital I/O configurable for functions such as microcontroller clock output, FIFO status, POR, wake-up timer, low battery detect, TRSW and antenna diversity control; GPIO pins can source up to 5 mA.
11 nIRQ output General microcontroller interrupt status output, set low when an interrupt event occurs; no external pull-up is required but one may be desirable if multiple interrupt lines are connected.
12 SCLK input Serial clock input for the 4-line serial bus, 0 to VDD V digital input; data is clocked in on positive edge transitions.
13 SDO output Serial data readback output of the internal control registers, 0 to VDD V digital output.
14 SDI input Serial data input for the 4-line serial bus, 0 to VDD V digital input.
15 nSEL input Serial interface select (enable) input for the 4-line serial bus, 0 to VDD V digital input.
16 XOUT output Crystal oscillator output; connect to an external 25 to 32 MHz crystal, or leave floating when driving XIN from an external source.
17 XIN input Crystal oscillator input; connect to an external 25 to 32 MHz crystal or to an external source.
18 GND power_in Connect to PCB ground.
19 GPIO2 bidirectional General purpose digital I/O configurable for functions such as microcontroller clock output, FIFO status, POR, wake-up timer, low battery detect, TRSW and antenna diversity control; GPIO pins can source up to 5 mA.
20 GPIO3 bidirectional General purpose digital I/O configurable for functions such as microcontroller clock output, FIFO status, POR, wake-up timer, low battery detect, TRSW and antenna diversity control; GPIO pins can source up to 5 mA.
21 PADDLE_GND passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer SKYWORKS SILICON LABS
Package QFN-20-EP(4x4)
Category RF And Wireless
Pins 21

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage Range VDD 1.8 3.3 3.6 V 4
Synthesizer Frequency Range (Si4463/61/60) FSYN 850 1050 MHz 850-1050 MHz band 5
Synthesizer Frequency Range (Si4463/61/60) FSYN 420 525 MHz 420-525 MHz band 5
Synthesizer Frequency Range (Si4463/61/60) FSYN 284 350 MHz 284-350 MHz band 5
Synthesizer Frequency Range (Si4463/61/60) FSYN 142 175 MHz 142-175 MHz band 5
RX Frequency Range (Si4463/61/60) FRX 850 1050 MHz 850-1050 MHz band 6
RX Frequency Range (Si4463/61/60) FRX 420 525 MHz 420-525 MHz band 6
RX Frequency Range (Si4463/61/60) FRX 284 350 MHz 284-350 MHz band 6
RX Frequency Range (Si4463/61/60) FRX 142 175 MHz 142-175 MHz band 6
RX Channel Bandwidth BW 1.1 850 kHz 7
BER Variation vs Power Level PRX_RES 0 0.1 ppm Up to +5 dBm Input Level 7
TX Frequency Range (Si4463/61/60) FTX 850 1050 MHz 850-1050 MHz band 9
TX Frequency Range (Si4463/61/60) FTX 420 525 MHz 420-525 MHz band 9
TX Frequency Range (Si4463/61/60) FTX 284 350 MHz 284-350 MHz band 9
TX Frequency Range (Si4463/61/60) FTX 142 175 MHz 142-175 MHz band 9
(G)FSK Data Rate DRFSK 0.1 500 kbps 9
4(G)FSK Data Rate DR4FSK 0.2 1000 kbps 9
OOK Data Rate DROOK 0.1 120 kbps 9
Output Power Range (Si4464/63) PTX -20 20 dBm 10
XTAL Range XTALRange 25 32 MHz Tested using an external clock source (similar to a TCXO) 11
POR Reset Time tPOR 5 ms 11
Input Current IIN -10 10 µA 0<VIN<VDD 12
Input Current If Pullup is Activated IINP 1 10 µA VIL=0V 12
VDD to GND VDD -0.3 3.6 V 13
Instantaneous VRF-peak to GND on TX Output Pin -0.3 8 V 13
Sustained VRF-peak to GND on TX Output Pin -0.3 6.5 V 13
Voltage on Digital Control Inputs -0.3 V 13
Voltage on Analog Inputs -0.3 V 13
RX Input Power 10 dBm 13
Operating Ambient Temperature Range TA -40 85 °C 13
Thermal Impedance JA 30 °C/W 13
Junction Temperature TJ 125 °C 13
Storage Temperature Range TSTG -55 125 °C 13

CAD (KiCad official)

  • Symbol: SI4463-B1B-FMR
  • Footprint: Package_DFN_QFN:QFN-20-1EP_4x4mm_P0.5mm_EP2.5x2.5mm
  • 3D model: QFN-20-EP(4x4) (KiCad packages3D, STEP)
  • 3D model files: si4463-b1b-fmr-etched.step / si4463-b1b-fmr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); si4463-b1b-fmr.step / si4463-b1b-fmr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: SKYWORKS SILICON LABS datasheet (56 pp, sha256 bd05260fa3d56abf, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF