main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17d ago
viewers si4410dy: viewers · Ray 17d ago
package.json Publish 0.1.0 · Ray 17d ago
page.json Set visibility: public · Ray 17d ago
README.md Publish 0.1.0 · Ray 17d ago
si4410dy-etched.glb Publish 0.1.0 · Ray 17d ago
si4410dy-etched.step si4410dy: factory component page (tier=lcsc) · Ray 17d ago
si4410dy-hero.glb si4410dy: hero GLB from the etched model (keeps the MPN mark) · Ray 17d ago
si4410dy-hero.overlay.json Publish 0.1.0 · Ray 17d ago
si4410dy.glb Publish 0.1.0 · Ray 17d ago
si4410dy.kicad_mod Publish 0.1.0 · Ray 17d ago
si4410dy.kicad_sym Publish 0.1.0 · Ray 17d ago
si4410dy.lbr Publish 0.1.0 · Ray 17d ago
si4410dy.step Publish 0.1.0 · Ray 17d ago

SI4410DY

TECH PUBLIC · MOSFETs · SOP-8

SI4410DY from TECH PUBLIC, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source terminal of the N-channel MOSFET, tied with pins 2 and 3; ID 12 A continuous, VDS 30 V.
2 S passive Source terminal of the N-channel MOSFET, tied with pins 1 and 3; ID 12 A continuous, VDS 30 V.
3 S passive Source terminal of the N-channel MOSFET, tied with pins 1 and 2; ID 12 A continuous, VDS 30 V.
4 G input Gate terminal of the N-channel MOSFET; VGS rated ±20 V, threshold 1 V min to 3 V max at 250 µA.
5 D passive Drain terminal of the N-channel MOSFET, tied with pins 6, 7 and 8; VDS 30 V max, pulsed ID 50 A.
6 D passive Drain terminal of the N-channel MOSFET, tied with pins 5, 7 and 8; VDS 30 V max, pulsed ID 50 A.
7 D passive Drain terminal of the N-channel MOSFET, tied with pins 5, 6 and 8; VDS 30 V max, pulsed ID 50 A.
8 D passive Drain terminal of the N-channel MOSFET, tied with pins 5, 6 and 7; VDS 30 V max, pulsed ID 50 A.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: SI4410DY
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: si4410dy-etched.step / si4410dy-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); si4410dy.step / si4410dy.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (5 pp, sha256 5234c377d7a26db1, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF