main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17d ago
viewers si4405dy-t1-ge3-vb: viewers · Ray 17d ago
package.json Publish 0.1.0 · Ray 17d ago
page.json Set visibility: public · Ray 17d ago
README.md Publish 0.1.0 · Ray 17d ago
si4405dy-t1-ge3-vb-etched.glb Publish 0.1.0 · Ray 17d ago
si4405dy-t1-ge3-vb-etched.step si4405dy-t1-ge3-vb: factory component page (tier=lcsc) · Ray 17d ago
si4405dy-t1-ge3-vb-hero.glb si4405dy-t1-ge3-vb: hero GLB from the etched model (keeps the MPN mark) · Ray 17d ago
si4405dy-t1-ge3-vb-hero.overlay.json Publish 0.1.0 · Ray 17d ago
si4405dy-t1-ge3-vb.glb Publish 0.1.0 · Ray 17d ago
si4405dy-t1-ge3-vb.kicad_mod Publish 0.1.0 · Ray 17d ago
si4405dy-t1-ge3-vb.kicad_sym Publish 0.1.0 · Ray 17d ago
si4405dy-t1-ge3-vb.lbr Publish 0.1.0 · Ray 17d ago
si4405dy-t1-ge3-vb.step Publish 0.1.0 · Ray 17d ago

SI4405DY-T1-GE3-VB

VBsemi Elec · MOSFETs · SO-8

SI4405DY-T1-GE3-VB from VBsemi Elec, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source of the P-channel MOSFET; connect with pins 2 and 3 to the source (VDS rated -30 V).
2 S passive Source of the P-channel MOSFET; connect with pins 1 and 3 to the source (VDS rated -30 V).
3 S passive Source of the P-channel MOSFET; connect with pins 1 and 2 to the source (VDS rated -30 V).
4 G input Gate of the P-channel MOSFET, rated for VGS of ±20 V maximum.
5 D passive Drain of the P-channel MOSFET, tied internally with pins 6, 7 and 8 (continuous ID -13.5 A at TC = 25 °C).
6 D passive Drain of the P-channel MOSFET, tied internally with pins 5, 7 and 8 (continuous ID -13.5 A at TC = 25 °C).
7 D passive Drain of the P-channel MOSFET, tied internally with pins 5, 6 and 8 (continuous ID -13.5 A at TC = 25 °C).
8 D passive Drain of the P-channel MOSFET, tied internally with pins 5, 6 and 7 (continuous ID -13.5 A at TC = 25 °C).

Key specifications

Parameter Value
Manufacturer VBsemi Elec
Package SO-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: SI4405DY-T1-GE3-VB
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: si4405dy-t1-ge3-vb-etched.step / si4405dy-t1-ge3-vb-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); si4405dy-t1-ge3-vb.step / si4405dy-t1-ge3-vb.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: VBsemi Elec datasheet (9 pp, sha256 1879151f7f985d07, retrieved 2026-10-13, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF