component

SI4186DY-T1-GE3

Public Made by Adom

by adom

Vishay Intertech MOSFETs, SO-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorssi4186dy-t1-ge3factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 23d ago
viewers si4186dy-t1-ge3: viewers · Ray 23d ago
package.json Publish 0.1.0 · Ray 23d ago
page.json si4186dy-t1-ge3: specified limits as data (metadata.characteristics, 43 rows from the datasheet) · Ray 17d ago
README.md si4186dy-t1-ge3: specified limits as data (metadata.characteristics, 43 rows from the datasheet) · Ray 17d ago
si4186dy-t1-ge3-etched.glb si4186dy-t1-ge3: factory component page (tier=lcsc) · Ray 23d ago
si4186dy-t1-ge3-etched.step si4186dy-t1-ge3: factory component page (tier=lcsc) · Ray 23d ago
si4186dy-t1-ge3-hero.glb si4186dy-t1-ge3: hero GLB from the etched model (keeps the MPN mark) · Ray 23d ago
si4186dy-t1-ge3-hero.overlay.json Publish 0.1.0 · Ray 23d ago
si4186dy-t1-ge3.glb Publish 0.1.0 · Ray 23d ago
si4186dy-t1-ge3.kicad_mod Publish 0.1.0 · Ray 23d ago
si4186dy-t1-ge3.kicad_sym Publish 0.1.0 · Ray 23d ago
si4186dy-t1-ge3.lbr Publish 0.1.0 · Ray 23d ago
si4186dy-t1-ge3.step Publish 0.1.0 · Ray 23d ago

SI4186DY-T1-GE3

Vishay Intertech · MOSFETs · SO-8

SI4186DY-T1-GE3 from Vishay Intertech, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source terminal of the N-channel MOSFET; the continuous source-drain diode current is 5.4 A at TC = 25 °C.
2 S passive Source terminal of the N-channel MOSFET; the continuous source-drain diode current is 5.4 A at TC = 25 °C.
3 S passive Source terminal of the N-channel MOSFET; the continuous source-drain diode current is 5.4 A at TC = 25 °C.
4 G input Gate terminal; the gate-source voltage is rated at ±20 V (VGS) absolute maximum.
5 D passive Drain terminal; the drain-source voltage is 20 V and the continuous drain current is 35.8 A at TC = 25 °C.
6 D passive Drain terminal; the drain-source voltage is 20 V and the continuous drain current is 35.8 A at TC = 25 °C.
7 D passive Drain terminal; the drain-source voltage is 20 V and the continuous drain current is 35.8 A at TC = 25 °C.
8 D passive Drain terminal; the drain-source voltage is 20 V and the continuous drain current is 35.8 A at TC = 25 °C.

Key specifications

Parameter Value
Manufacturer Vishay Intertech
Package SO-8
Category Transistors/Thyristors
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-source voltage VDS 20 V 1
Gate-source voltage VGS -20 20 V 1
Continuous drain current ID 35.8 A TJ = 150 °C; TC = 25 °C 1
Continuous drain current ID 26.5 A TJ = 150 °C; TC = 70 °C 1
Continuous drain current ID 25.3 A TJ = 150 °C; TA = 25 °C (notes b, c) 1
Continuous drain current ID 20.1 A TJ = 150 °C; TA = 70 °C (notes b, c) 1
Pulsed drain current IDM 70 A 1
Continuous source-drain diode current IS 5.4 A TC = 25 °C 1
Continuous source-drain diode current IS 2.7 A TA = 25 °C (notes b, c) 1
Single pulse avalanche current IAS 30 A L = 0.1 mH 1
Avalanche energy EAS 45 mJ 1
Maximum power dissipation PD 6 W TC = 25 °C 1
Maximum power dissipation PD 3.3 W TC = 70 °C 1
Maximum power dissipation PD 3 W TA = 25 °C (notes b, c) 1
Maximum power dissipation PD 1.9 W TA = 70 °C (notes b, c) 1
Operating junction and storage temperature range TJ, Tstg -55 150 °C 1
Maximum junction-to-ambient (t ≤ 10 s) RthJA 33 42 °C/W t ≤ 10 s (notes b, d) 1
Maximum junction-to-ambient (steady state) RthJA 85 °C/W Steady state (printed in note d) 1
Maximum junction-to-foot (drain), steady state RthJF 16 21 °C/W Steady state 1
Drain-source breakdown voltage VDS 20 V VGS = 0 V, ID = 250 μA 2
Gate-source threshold voltage VGS(th) 1.2 2.4 V VDS = VGS, ID = 250 μA 2
Gate-source leakage IGSS -100 100 nA VDS = 0 V, VGS = ±20 V 2
Zero gate voltage drain current IDSS 1 μA VDS = 20 V, VGS = 0 V 2
Zero gate voltage drain current IDSS 10 μA VDS = 20 V, VGS = 0 V, TJ = 55 °C 2
On-state drain current ID(on) 30 A VDS ≥ 5 V, VGS = 10 V 2
Drain-source on-state resistance RDS(on) 0.0021 0.0026 Ω VGS = 10 V, ID = 15 A 2
Drain-source on-state resistance RDS(on) 0.0026 0.0032 Ω VGS = 4.5 V, ID = 10 A 2
Gate resistance Rg 0.3 1.2 2.4 Ω f = 1 MHz 2
Total gate charge Qg 60 90 nC VDS = 10 V, VGS = 10 V, ID = 10 A 2
Total gate charge Qg 28.7 44 nC VDS = 10 V, VGS = 4.5 V, ID = 10 A 2
Turn-on delay time td(on) 29 55 ns VDD = 10 V, RL = 1 Ω, ID ≅ 10 A, VGEN = 4.5 V, Rg = 1 Ω 2
Rise time tr 16 30 ns VDD = 10 V, RL = 1 Ω, ID ≅ 10 A, VGEN = 4.5 V, Rg = 1 Ω 2
Turn-off delay time td(off) 40 75 ns VDD = 10 V, RL = 1 Ω, ID ≅ 10 A, VGEN = 4.5 V, Rg = 1 Ω 2
Fall time tf 13 26 ns VDD = 10 V, RL = 1 Ω, ID ≅ 10 A, VGEN = 4.5 V, Rg = 1 Ω 2
Turn-on delay time td(on) 12 24 ns VDD = 10 V, RL = 1 Ω, ID ≅ 10 A, VGEN = 10 V, Rg = 1 Ω 2
Rise time tr 9 18 ns VDD = 10 V, RL = 1 Ω, ID ≅ 10 A, VGEN = 10 V, Rg = 1 Ω 2
Turn-off delay time td(off) 32 60 ns VDD = 10 V, RL = 1 Ω, ID ≅ 10 A, VGEN = 10 V, Rg = 1 Ω 2
Fall time tf 9 18 ns VDD = 10 V, RL = 1 Ω, ID ≅ 10 A, VGEN = 10 V, Rg = 1 Ω 2
Continuous source-drain diode current IS 5.4 A TC = 25 °C 2
Pulse diode forward current ISM 70 A 2
Body diode voltage VSD 0.74 1.1 V IS = 4 A 2
Body diode reverse recovery time trr 30 60 ns IF = 10 A, di/dt = 100 A/μs, TJ = 25 °C 2
Body diode reverse recovery charge Qrr 20 40 nC IF = 10 A, di/dt = 100 A/μs, TJ = 25 °C 2

CAD (KiCad official)

  • Symbol: SI4186DY-T1-GE3
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: si4186dy-t1-ge3-etched.step / si4186dy-t1-ge3-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); si4186dy-t1-ge3.step / si4186dy-t1-ge3.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Vishay Intertech datasheet (9 pp, sha256 2d51f5dc432baa15, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF