Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SI3457CDV-T1-GE3

Vishay Intertech · MOSFETs · TSOP-6

SI3457CDV-T1-GE3 from Vishay Intertech, in a TSOP-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 D passive Drain of the P-channel MOSFET, connected internally with pins 2, 5 and 6; VDS rated -30 V and these pins provide the thermal connection to the board.
2 D passive Drain of the P-channel MOSFET, connected internally with pins 1, 5 and 6; VDS rated -30 V and these pins provide the thermal connection to the board.
3 G input Gate of the P-channel MOSFET with a gate-source voltage limit of ±20 V and threshold of -1.0 to -3.0 V.
4 S passive Source of the P-channel MOSFET; continuous source-drain diode current is -2.5 A at TC = 25 °C.
5 D passive Drain of the P-channel MOSFET, connected internally with pins 1, 2 and 6; continuous drain current is -5.1 A at TC = 25 °C.
6 D passive Drain of the P-channel MOSFET, connected internally with pins 1, 2 and 5; continuous drain current is -5.1 A at TC = 25 °C.

Key specifications

Parameter Value
Manufacturer Vishay Intertech
Package TSOP-6
Category Transistors
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDS -30 V TA = 25 °C 1
Gate-Source Voltage VGS -20 20 V TA = 25 °C 1
Continuous Drain Current ID -5.1 A TJ = 150 °C, TC = 25 °C 1
Continuous Drain Current ID -4.1 A TJ = 150 °C, TC = 70 °C 1
Continuous Drain Current ID -3.3 A TJ = 150 °C, TA = 70 °C (b, c) 1
Pulsed Drain Current IDM -20 A 1
Continuous Source-Drain Diode Current IS -2.5 A TC = 25 °C 1
Continuous Source-Drain Diode Current IS -1.67 A TA = 25 °C (b, c) 1
Maximum Power Dissipation PD 3 W TC = 25 °C 1
Maximum Power Dissipation PD 2 W TC = 70 °C 1
Maximum Power Dissipation PD 1.3 W TA = 70 °C (b, c) 1
Operating Junction and Storage Temperature Range TJ, Tstg -55 150 °C 1
Junction-to-Ambient Thermal Resistance RthJA 55 62.5 °C/W t ≤ 5 s, surface mounted on 1" x 1" FR4 1
Junction-to-Foot (Drain) Thermal Resistance RthJF 34 41 °C/W Steady State 1
Drain-Source Breakdown Voltage VDS -30 V VGS = 0 V, ID = - 250 µA 2
VDS Temperature Coefficient ΔVDS/TJ -31 mV/°C ID = - 250 µA 2
VGS(th) Temperature Coefficient ΔVGS(th)/TJ 4.5 mV/°C ID = - 250 µA 2
Gate-Source Threshold Voltage VGS(th) -1 -3 V VDS = VGS, ID = - 250 µA 2
Gate-Source Leakage IGSS -100 100 nA VDS = 0 V, VGS = ± 20 V 2
Zero Gate Voltage Drain Current IDSS -1 µA VDS = - 30 V, VGS = 0 V 2
Zero Gate Voltage Drain Current IDSS -10 µA VDS = - 30 V, VGS = 0 V, TJ = 55 °C 2
On-State Drain Current ID(on) -20 A VDS ≤ - 5 V, VGS = - 10 V 2
Drain-Source On-State Resistance RDS(on) 0.06 0.074 Ω VGS = - 10 V, ID = - 4.1 A 2
Drain-Source On-State Resistance RDS(on) 0.092 0.113 Ω VGS = - 4.5 V, ID = - 1.0 A 2
Forward Transconductance gfs 8 S VDS = - 15 V, ID = - 4.1 A 2
Input Capacitance Ciss 450 pF VDS = - 15 V, VGS = 0 V, f = 1 MHz 2
Output Capacitance Coss 80 pF VDS = - 15 V, VGS = 0 V, f = 1 MHz 2
Reverse Transfer Capacitance Crss 63 pF VDS = - 15 V, VGS = 0 V, f = 1 MHz 2
Total Gate Charge Qg 10 15 nC VDS = - 15 V, VGS = - 10 V, ID = - 4.1 A 2
Total Gate Charge Qg 5.1 8 nC VDS = - 15 V, VGS = - 4.5 V, ID = - 4.1 A 2
Gate-Source Charge Qgs 1.8 nC VDS = - 15 V, VGS = - 4.5 V, ID = - 4.1 A 2
Gate-Drain Charge Qgd 2.5 nC VDS = - 15 V, VGS = - 4.5 V, ID = - 4.1 A 2
Gate Resistance Rg 7 Ω f = 1 MHz 2
Turn-On Delay Time td(on) 40 60 ns VDD = - 15 V, RL = 4.6 Ω, ID ≅ - 3.3 A, VGEN = - 4.5 V, Rg = 1 Ω 2
Rise Time tr 80 120 ns VDD = - 15 V, RL = 4.6 Ω, ID ≅ - 3.3 A, VGEN = - 4.5 V, Rg = 1 Ω 2
Turn-Off Delay Time td(off) 20 30 ns VDD = - 15 V, RL = 4.6 Ω, ID ≅ - 3.3 A, VGEN = - 4.5 V, Rg = 1 Ω 2
Fall Time tf 12 20 ns VDD = - 15 V, RL = 4.6 Ω, ID ≅ - 3.3 A, VGEN = - 4.5 V, Rg = 1 Ω 2
Turn-On Delay Time td(on) 5 10 ns VDD = - 15 V, RL = 4.6 Ω, ID ≅ - 3.3 A, VGEN = - 10 V, Rg = 1 Ω 2
Rise Time tr 13 20 ns VDD = - 15 V, RL = 4.6 Ω, ID ≅ - 3.3 A, VGEN = - 10 V, Rg = 1 Ω 2
Fall Time tf 10 15 ns VDD = - 15 V, RL = 4.6 Ω, ID ≅ - 3.3 A, VGEN = - 10 V, Rg = 1 Ω 2
Continuous Source-Drain Diode Current IS -2.5 A TC = 25 °C 2
Pulse Diode Forward Current ISM -20 A 2
Body Diode Voltage VSD -0.8 -1.2 V IS = - 3.3 A 2
Body Diode Reverse Recovery Time trr 20 30 ns IF = - 3.3 A, di/dt = 100 A/µs, TJ = 25 °C 2
Body Diode Reverse Recovery Charge Qrr 20 30 nC IF = - 3.3 A, di/dt = 100 A/µs, TJ = 25 °C 2
Reverse Recovery Fall Time ta 14 ns IF = - 3.3 A, di/dt = 100 A/µs, TJ = 25 °C 2
Reverse Recovery Rise Time tb 6 ns IF = - 3.3 A, di/dt = 100 A/µs, TJ = 25 °C 2

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts copper pins 1,2,5, and 6. The copper plane connects the drain pins 8

CAD (KiCad official)

  • Symbol: SI3457CDV-T1-GE3
  • Footprint: Package_SO:TSOP-6_1.65x3.05mm_P0.95mm
  • 3D model: TSOP-6 (KiCad packages3D, STEP)
  • 3D model files: si3457cdv-t1-ge3-etched.step / si3457cdv-t1-ge3-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); si3457cdv-t1-ge3.step / si3457cdv-t1-ge3.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Vishay Intertech datasheet (11 pp, sha256 e4225c9c635b6d9b, retrieved 2026-10-22, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF