Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SI3420A-TP

MCC Micro Commercial Components · MOSFETs · SOT-23

SI3420A-TP from MCC Micro Commercial Components, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GATE input Gate terminal of the N-channel MOSFET; gate-source voltage is rated ±10 V per the maximum ratings.
2 SOURCE passive Source terminal of the N-channel MOSFET; the datasheet gives no separate pin-level limit for this terminal beyond the device maximum ratings (VDS 20 V, VGS ±10 V).
3 DRAIN passive Drain terminal of the N-channel MOSFET; drain-source voltage is rated 20 V per the maximum ratings and V(BR)DSS is 20 V minimum at VGS=0 V, ID=250 µA.

Key specifications

Parameter Value
Manufacturer MCC Micro Commercial Components
Package SOT-23
Category Transistors/Thyristors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDS 20 V 1
Gate-Source Voltage VGS -10 10 V 1
Continuous Drain Current ID 6 A 1
Pulsed Drain Current IDM 30 A Repetitive rating, pulse width limited by max. junction temperature (Note 2) 1
Total Power Dissipation PD 1.25 W Surface mounted on FR4 board, t≤10s (Note 1) 1
Operating Junction Temperature Range -55 150 °C 1
Storage Temperature Range -55 150 °C 1
Thermal Resistance, Junction to Ambient 100 °C/W Note 1: surface mounted on FR4 board, t≤10s 1
Drain-Source Breakdown Voltage V(BR)DSS 20 V VGS=0V, ID=250µA 2
Gate-Source Leakage Current IGSS -100 100 nA VDS=0V, VGS=±10V 2
Zero Gate Voltage Drain Current IDSS 1 µA VDS=20V, VGS=0V 2
Gate-Threshold Voltage VGS(th) 0.5 1 V VDS=VGS, ID=250µA 2
Drain-Source On-Resistance RDS(on) 20 mΩ VGS=4.5V, ID=5A 2
Drain-Source On-Resistance RDS(on) 35 mΩ VGS=2.5V, ID=4A 2
Diode Forward Voltage VSD 1.2 V VGS=0V, IS=1A 2
Diode Forward Current IS 6 A Note 2 2
Forward Transconductance gFS 25 S VDS=5V, ID=6A 2
Input Capacitance Ciss 515 pF VDS=10V, VGS=0V, f=1MHz 2
Output Capacitance Coss 90 pF VDS=10V, VGS=0V, f=1MHz 2
Reverse Transfer Capacitance Crss 72 pF VDS=10V, VGS=0V, f=1MHz 2
Total Gate Charge Qg 12 nC VDS=10V, VGS=10V, ID=6A 2
Gate-Source Charge Qgs 1 nC VDS=10V, VGS=10V, ID=6A 2
Gate-Drain Charge Qgd 2 nC VDS=10V, VGS=10V, ID=6A 2
Turn-On Delay Time td(on) 3 ns VGS=10V, VDD=10V, RL=1.7Ω, RGEN=3Ω 2
Turn-On Rise Time tr 7.5 ns VGS=10V, VDD=10V, RL=1.7Ω, RGEN=3Ω 2
Turn-Off Delay Time td(off) 20 ns VGS=10V, VDD=10V, RL=1.7Ω, RGEN=3Ω 2
Turn-Off Fall Time tf 6 ns VGS=10V, VDD=10V, RL=1.7Ω, RGEN=3Ω 2

CAD (KiCad official)

  • Symbol: SI3420A-TP
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D, STEP)
  • 3D model files: si3420a-tp-etched.step / si3420a-tp-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); si3420a-tp.step / si3420a-tp.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: MCC Micro Commercial Components datasheet (4 pp, sha256 417efd2ff0e9bd4e, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF