main
Ray Publish 0.1.0 1930917 6h ago

SI2300DS-T1-GE3

Vishay Intertech · MOSFETs · SOT-23

SI2300DS-T1-GE3 from Vishay Intertech, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 G input Gate terminal; the datasheet rates gate-source voltage VGS at ±12 V and gate-source leakage at ±100 nA with VGS = ±12 V.
2 S passive Source terminal; continuous source-drain diode current is rated 1.4 A at TC = 25 °C and 0.9 A at TA = 25 °C (board-mounted).
3 D passive Drain terminal, which also provides the thermal connection from the package to the PC board; drain-source voltage VDS is rated 30 V.

Key specifications

Parameter Value
Manufacturer Vishay Intertech
Package SOT-23
Category Transistors/Thyristors
Pins 3

CAD (KiCad official)

  • Symbol: SI2300DS-T1-GE3
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D, STEP)
  • 3D model files: si2300ds-t1-ge3-etched.step / si2300ds-t1-ge3-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); si2300ds-t1-ge3.step / si2300ds-t1-ge3.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Vishay Intertech datasheet (10 pp, sha256 3c52e6b858f4e6ea, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF