component

SI1330EDL-T1-GE3

Public Made by Adom

by adom

Vishay Intertech MOSFETs, SC-70-3. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorssi1330edl-t1-ge3factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
← Commit history

Set visibility: public

Ray ·3616f54216 ·23d ago ·parent 8438031
1 file changed +11−8
page.json+11−8
page.json+11−8
@@ -110,11 +110,11 @@         "seat": "z = 0",         "extents_mm": [           2.1,-          2.0,+          2,           1.1         ],-        "zmin_mm": -0.0,-        "centre_offset_mm": 0.0,+        "zmin_mm": 0,+        "centre_offset_mm": 0,         "footprint_binding": "identity",         "sha256": "acbf75a28fe41aa90efb38cd2b78220968d6eb6ebae1625dfd532dbeb268fece",         "checked": "2026-10-17",@@ -129,11 +129,11 @@         "seat": "z = 0",         "extents_mm": [           2.1,-          2.0,+          2,           1.1         ],-        "zmin_mm": -0.0,-        "centre_offset_mm": 0.0,+        "zmin_mm": 0,+        "centre_offset_mm": 0,         "footprint_binding": "identity",         "sha256": "4d7442eddd0512db2c2f88c1698d6f8dbb4c9e93d2bbcca741e4edad4f08c02c",         "checked": "2026-10-17",@@ -600,5 +600,8 @@     "si1330edl-t1-ge3-hero.glb",     "si1330edl-t1-ge3-hero.overlay.json",     "si1330edl-t1-ge3-etched.glb"-  ]-}+  ],+  "visibility": {+    "public": true+  }+}\ No newline at end of file