component
sgm706b-txs8g
Public Made by Adomby adom
SGMICRO Supervisor and Reset ICs, SOIC-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
README
markdownSGM706B-TXS8G
SGMICRO · Supervisor and Reset ICs · SOIC-8
SGM706B-TXS8G from SGMICRO, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | nMR | input | Manual Reset input, active-low. Internal ~234 µA (at VCC = 5 V) pull-up current, so it can be driven by CMOS/TTL logic or a simple switch to GND. If unused, leave open or tie to VCC. |
| 2 | VCC | power_in | Supply voltage input. Operating range 1.0 V to 5.5 V; monitored against the 3.08 V (typ) reset threshold for the -T suffix. Absolute max -0.3 V to 6.0 V. |
| 3 | GND | power_in | Device ground reference for all inputs and outputs. |
| 4 | PFI | input | Power-Fail voltage monitor input. Compared internally to a 1.25 V reference; nPFO asserts low when PFI < 1.25 V. Typically driven from a resistor divider off the monitored rail. If unused, tie to GND or VCC. |
| 5 | nPFO | output | Power-Fail comparator output, active-low, open-source-limited. Goes low when PFI < 1.25 V and remains high while PFI > 1.25 V. |
| 6 | WDI | input | Watchdog input. Must be toggled (rising or falling edge, ≥90 ns pulse) within the 1.6 s (typ) watchdog timeout, otherwise nWDO is pulled low. Timer is held clear while a reset is asserted or WDI is three-stated; leaving WDI floating disables the watchdog. When disabling by tri-stating, ensure WDI enters high-Z from a high level. |
| 7 | nRESET | output | Active-low reset output. Asserted low for 200 ms (typ) after VCC rises above the reset threshold or nMR is released; held low while VCC is below threshold or nMR is low. Guaranteed valid down to VCC = 1 V. |
| 8 | nWDO | output | Watchdog output, active-low. Pulled low when the watchdog times out (no WDI edge within 1.6 s typ) or when VCC is below the reset threshold, and remains low until the watchdog is cleared. Unlike nRESET, nWDO has no minimum pulse width and returns high immediately once the fault clears (assuming VCC is above threshold). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | SGMICRO |
| Package | SOIC-8 |
| Category | PMIC |
| Pins | 8 |
Ordering variants
SGM706B-TXS8G/TRSGM706B-TXS8GSGM706B-LXS8G/TRSGM706B-TXS8GSGM706B-MXS8G/TRSGM706B-TXS8GSGM706B-JXS8G/TRSGM706B-TXS8GSGM706B-SXS8G/TRSGM706B-TXS8GSGM706B-RXS8G/TRSGM706B-TXS8GSGM706B-TXMS8G/TRSGM706B-TXS8GSGM706B-LXMS8G/TRSGM706B-TXS8GSGM706B-MXMS8G/TRSGM706B-TXS8GSGM706B-JXMS8G/TRSGM706B-TXS8GSGM706B-SXMS8G/TRSGM706B-TXS8GSGM706B-RXMS8G/TRSGM706B-TXS8GSGM706B-TXUDW8G/TRSGM706B-TXS8GSGM706B-LXUDW8G/TRSGM706B-TXS8GSGM706B-MXUDW8G/TRSGM706B-TXS8GSGM706B-JXUDW8G/TRSGM706B-TXS8GSGM706B-SXUDW8G/TRSGM706B-TXS8GSGM706B-RXUDW8G/TR
CAD (KiCad official)
- Symbol:
SGM706B-TXS8G - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
sgm706b-txs8g-etched.step/sgm706b-txs8g-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sgm706b-txs8g.step/sgm706b-txs8g.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: SGMICRO datasheet (None pp, sha256
b431805e9f24886c, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.