main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 13d ago
viewers sgm706b-sxs8g: viewers · Ray 13d ago
package.json Publish 0.1.0 · Ray 13d ago
page.json Set visibility: public · Ray 13d ago
README.md Publish 0.1.0 · Ray 13d ago
sgm706b-sxs8g-etched.glb sgm706b-sxs8g: factory component page (tier=lcsc) · Ray 13d ago
sgm706b-sxs8g-etched.step sgm706b-sxs8g: factory component page (tier=lcsc) · Ray 13d ago
sgm706b-sxs8g-hero.glb sgm706b-sxs8g: hero GLB from the etched model (keeps the MPN mark) · Ray 13d ago
sgm706b-sxs8g-hero.overlay.json Publish 0.1.0 · Ray 13d ago
sgm706b-sxs8g.glb Publish 0.1.0 · Ray 13d ago
sgm706b-sxs8g.kicad_mod Publish 0.1.0 · Ray 13d ago
sgm706b-sxs8g.kicad_sym Publish 0.1.0 · Ray 13d ago
sgm706b-sxs8g.lbr Publish 0.1.0 · Ray 13d ago
sgm706b-sxs8g.step Publish 0.1.0 · Ray 13d ago

SGM706B-SXS8G

SGMICRO · Logic Gates · SOIC-8

SGM706B-SXS8G from SGMICRO, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 nMR input Active-low manual reset input with internal 234μA (VCC = +5V) pull-up current, drivable by CMOS/TTL logic or a switch to GND; if not used, leave open or connect to VCC.
2 VCC power_in Supply voltage pin; operating range 1.0V to 5.5V (absolute maximum -0.3V to 6.0V).
3 GND power_in Ground.
4 PFI input Power-fail voltage monitor input; nPFO goes low when PFI is below the 1.25V threshold, and if not used connect PFI to GND or VCC.
5 nPFO output Power-fail monitor output that goes low when PFI is lower than 1.25V and remains high when PFI is above 1.25V.
6 WDI input Watchdog input; if it stays high or low longer than the 1.6s (TYP) timeout the watchdog expires and nWDO goes low, and the watchdog is disabled if WDI is left open or connected to a three-stated buffer output.
7 nRESET output Active-low reset output delivering a 200ms (TYP) low pulse, remaining low while VCC is below the reset threshold or nMR is low, and guaranteed valid at VCC = 1V.
8 nWDO output Watchdog output that goes low when WDI stays idle for the 1.6s (TYP) timeout, has no minimum pulse width, and goes high immediately once VCC is above the reset threshold.

Key specifications

Parameter Value
Manufacturer SGMICRO
Package SOIC-8
Category Logic
Pins 8

CAD (KiCad official)

  • Symbol: SGM706B-SXS8G
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: sgm706b-sxs8g-etched.step / sgm706b-sxs8g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sgm706b-sxs8g.step / sgm706b-sxs8g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: SGMICRO datasheet (16 pp, sha256 23b5a0ecd6ed9a2d, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF