component
SGM706-TYS8G
Public Made by Adomby adom
SGMICRO Supervisor And Reset ICs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 25d ago |
| viewers | 25d ago |
| package.json | 25d ago |
| page.json | 25d ago |
| README.md | 25d ago |
| sgm706-tys8g-etched.glb | 25d ago |
| sgm706-tys8g-etched.step | 25d ago |
| sgm706-tys8g-hero.glb | 25d ago |
| sgm706-tys8g-hero.overlay.json | 25d ago |
| sgm706-tys8g.glb | 25d ago |
| sgm706-tys8g.kicad_mod | 25d ago |
| sgm706-tys8g.kicad_sym | 25d ago |
| sgm706-tys8g.lbr | 25d ago |
| sgm706-tys8g.step | 25d ago |
SGM706-TYS8G
SGMICRO · Supervisor And Reset ICs · SOIC-8
SGM706-TYS8G from SGMICRO, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | MR | input | Active-low manual-reset input that triggers a reset pulse when pulled below 0.8V, with an internal 100-600µA pull-up (250µA typical at VCC = 5V). |
| 2 | VCC | power_in | Supply voltage monitored by the supervisor, with an operating range of 1.0V to 5.5V. |
| 3 | GND | power_in | 0V ground reference for all signals. |
| 4 | PFI | input | Power-fail voltage monitor input whose 1.25V threshold (1.18V to 1.3V) drives PFO low when exceeded in the falling direction; connect to GND or VCC when not used. |
| 5 | PFO | output | Power-fail output that goes low and sinks current when PFI is below 1.25V, otherwise stays high. |
| 6 | WDI | input | Watchdog input where holding it high or low for 1.6s lets the watchdog timer expire and drive WDO low; floating it or three-stating it disables the watchdog. |
| 7 | RESET | output | Active-low reset output that pulses low for 200ms when triggered and stays low while VCC is below the 3.08V reset threshold of the SGM706-T, remaining low 200ms after VCC rises above it or MR goes low-to-high. |
| 8 | WDO | output | Watchdog output that goes low when the 1.6s watchdog count finishes, stays low during low-line conditions, and does not return high until the watchdog is cleared. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | SGMICRO |
| Package | SOIC-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Operating Voltage Range | VCC | 1 | 5.5 | V | 4 | ||
| Supply Current | ISUPPLY | 50 | 150 | μA | 4 | ||
| Reset Threshold (SGM706-T) | VRT | 3.02 | 3.08 | 3.14 | V | SGM706-T | 4 |
| Reset Threshold Hysteresis (SGM706-T, SGM706-S) | 25 | mV | SGM706-T, SGM706-S | 4 | |||
| Reset Pulse Width | tRS | 120 | 200 | 280 | ms | 4 | |
| RESET Output Voltage (Isink) | VOL | 0.4 | V | Isink = 3.2mA | 4 | ||
| RESET Output Voltage (VCC=1V) | VOL | 0.3 | V | VCC = 1V, Isink = 50μA | 4 | ||
| Watchdog Timeout Period | tWD | 1 | 1.6 | 2.25 | sec | 4 | |
| WDI Pulse Width | tWP | 70 | ns | VIL = 0.4V, VIH = VCC | 4 | ||
| WDI Input Threshold Low (VCC=5V) | VIL | 0.8 | V | VCC = 5V | 4 | ||
| WDI Input Threshold High (VCC=5V) | VIH | 3.5 | V | VCC = 5V | 4 | ||
| WDI Input Threshold Low (VRST(MAX) < VCC < 3.6V) | VIL | 0.8 | V | VRST(MAX) < VCC < 3.6V | 4 | ||
| WDI Input Current (WDI = VCC) | IWDI | 50 | 150 | μA | WDI = VCC | 4 | |
| WDI Input Current (WDI = 0V) | IWDI | -150 | -50 | μA | WDI = 0V | 4 | |
| WDO Output Voltage (Isink) | VOL | 0.4 | V | Isink = 1.2mA | 4 | ||
| MR Pull-Up Current | IMR | 100 | 600 | μA | MR = 0V | 4 | |
| MR Pulse Width | tMR | 250 | ns | 4 | |||
| MR Input Threshold Low | VIL | 0.8 | V | TA = +25℃ | 4 | ||
| MR Input Threshold High | VIH | 2 | V | 4 | |||
| MR to Reset Out Delay | tMD | 350 | ns | 4 | |||
| PFI Input Threshold | VPFI | 1.18 | 1.25 | 1.3 | V | VCC = 5V | 4 |
| PFI Input Current | IPFI | 0.2 | nA | 4 | |||
| PFO Output Voltage (Isink) | VOL | 0.4 | V | Isink = 3.2mA | 4 | ||
| Terminal Voltage VCC (with respect to GND) | VCC | -0.3 | 6 | V | With respect to GND | 2 | |
| Terminal Voltage All Other Inputs (with respect to GND) | VIN | -0.3 | V | Printed maximum is VCC + 0.3V | 2 | ||
| Input Current, VCC | ICC | 20 | mA | 2 | |||
| GND Current | IGND | 20 | mA | 2 | |||
| Output Current (all outputs) | IO | 20 | mA | 2 | |||
| Operating Temperature Range | TA | -40 | 85 | ℃ | 2 | ||
| Junction Temperature | TJ | 150 | ℃ | 2 | |||
| Storage Temperature | TSTG | -65 | 150 | ℃ | 2 | ||
| Lead Temperature (Soldering) | TLEAD | 260 | ℃ | Soldering, 10sec | 2 | ||
| ESD Susceptibility HBM | VESD | 4000 | V | HBM | 2 | ||
| ESD Susceptibility MM | VESD | 300 | V | MM | 2 |
CAD (KiCad official)
- Symbol:
SGM706-TYS8G - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
sgm706-tys8g-etched.step/sgm706-tys8g-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sgm706-tys8g.step/sgm706-tys8g.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: SGMICRO datasheet (13 pp, sha256
ce64e31e588799cb, retrieved 2026-10-16, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).