component

SG3524DR

Public Made by Adom

by adom

UMW DC-DC Converters, SOP-16. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentpmicsg3524dr
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SG3524DR

UMW · DC-DC Converters · SOP-16

SG3524DR from UMW, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 INV.INPUT input Inverting input of the internal error amplifier. Tied to the feedback network of the switching regulator's output-voltage divider.
2 N.I.INPUT input Non-inverting input of the internal error amplifier. Normally driven from a reference-derived setpoint (e.g. divider off VREF).
3 OSC.OUTPUT output Oscillator sawtooth/sync output. Provides a ~3.5V peak clock/sync waveform (0.3-1.5µs pulse width) usable for external synchronization or as a blanking/dead-time signal.
4 +C.L. SENSE input Non-inverting input of the current-limit sense amplifier. Connect across the current-sense resistor with pin 5; limit threshold is ~200mV.
5 -C.L. SENSE input Inverting input of the current-limit sense amplifier. Paired with pin 4 across the current-sense element to fold back the PWM when overcurrent is detected.
6 RT passive Timing resistor terminal. External RT from this pin to ground sets the oscillator charging current; recommended range 1.8kΩ to 100kΩ.
7 CT passive Timing capacitor terminal. External CT from this pin to ground sets the oscillator ramp; recommended range 0.001µF to 0.1µF. Fosc ≈ 1.30/(RT·CT).
8 GROUND power_in Device signal and power ground return (0V). All internal references, oscillator, comparators and output transistor emitters (when tied here) are referred to this node.
9 COMPENSATION output Error-amplifier output / PWM comparator input. Loop-compensation network (typically a series R-C to INV.INPUT) is connected here to shape the control-loop response.
10 SHUTDOWN input Active-high shutdown input. Pulling above the turn-off threshold (typ 0.8V, 0.5-1.2V) inhibits both PWM outputs. Tie low or leave unused for normal operation.
11 EA output Emitter of output transistor A (uncommitted NPN). Used as the output when the stage is configured as an emitter follower, or grounded when the collector is used as the switching node.
12 CA output Collector of output transistor A (uncommitted NPN). Rated 40V / 100mA per package, 50mA per output; used for single-ended or push-pull drive to an external switch or transformer.
13 CB output Collector of output transistor B (uncommitted NPN). Complementary phase to CA; toggles alternately at half the oscillator frequency for push-pull operation.
14 EB output Emitter of output transistor B (uncommitted NPN). Serves as the emitter-follower output or is grounded when CB is used as the switching node.
15 +VIN power_in Main supply input. Recommended 8V to 40V; absolute max 40V. Powers the reference, oscillator, error amp and output transistors. Bypass locally to GROUND.
16 VREF power_out Internally regulated 5V reference output (4.8-5.2V), source capability up to 20mA (short-circuit current 25-150mA). Used to bias external dividers and the error-amp non-inverting input.

Key specifications

Parameter Value
Manufacturer UMW
Package SOP-16
Category PMIC
Pins 16

Ordering variants

Same part, different packaging or reel option.

  • SG3524DR
  • SG3524DRD

CAD (KiCad official)

  • Symbol: SG3524DR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOP-16 (KiCad packages3D, STEP)
  • 3D model files: sg3524dr-etched.step / sg3524dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sg3524dr.step / sg3524dr.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
sg3524dr.step 217 KB You want the bare part, or you mark your own boards.
sg3524dr-etched.step 2.5 MB You want the part with SG3524DR already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 608 faces against 267 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: UMW datasheet (12 pp, sha256 366bbb2f3ad77931, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF