component
SESD7L5.0DT5G
Public Made by Adomby adom
onsemi ESD Protection Devices, SOT-723. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
SESD7L5.0DT5G
onsemi · ESD Protection Devices · SOT-723
SESD7L5.0DT5G from onsemi, in a SOT-723. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CATHODE | passive | Cathode of the first uni-directional ESD diode (protects one line, 5.0 V working peak reverse voltage, 0.5 pF typ capacitance to pin 3); pins 1 to 2 form one bi-directional line at 0.25 pF typ. |
| 2 | CATHODE | passive | Cathode of the second uni-directional ESD diode (protects one line, 5.0 V working peak reverse voltage, 0.5 pF typ capacitance to pin 3); pins 1 to 2 form one bi-directional line at 0.25 pF typ. |
| 3 | ANODE | passive | Common anode of both ESD diodes, connected to ground when protecting two uni-directional lines. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | onsemi |
| Package | SOT-723 |
| Category | Circuit Protection |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Working Peak Reverse Voltage | VRWM | 5 | V | 2 | |||
| Maximum Reverse Leakage Current | IR | 1 | µA | @ VRWM | 2 | ||
| Breakdown Voltage | VBR | 5.4 | V | @ IT = 1.0 mA, TA = 25°C | 2 | ||
| Capacitance uni-directional | C | 0.5 | 0.9 | pF | f = 1 MHz, VR = 0 V, TA = 25°C (pin1 to pin 3; pin 2 to pin 3) | 2 | |
| Capacitance bi-directional | C | 0.25 | 0.45 | pF | f = 1 MHz, VR = 0 V, TA = 25°C (pin1 to pin 2) | 2 | |
| Clamping Voltage | VC | 10.4 | V | @ IPP = 1 A, 8x20 µs surge waveform per Figure 5 | 2 | ||
| Forward Voltage | VF | 1.1 | V | @ IF = 10 mA | 2 | ||
| IEC 61000-4-2 (ESD) Contact | -10 | 10 | kV | 1 | |||
| Total Power Dissipation on FR-5 Board | PD | 150 | mW | TA = 25°C, FR-5 = 1.0 x 0.75 x 0.62 in. | 1 | ||
| Storage Temperature Range | Tstg | -55 | 150 | °C | 1 | ||
| Junction Temperature Range | TJ | -55 | 150 | °C | 1 | ||
| Lead Solder Temperature - Maximum | TL | 260 | °C | 10 Second Duration | 1 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | LEAD FINISH: 100% Matte Sn (Tin) MOUNTING POSITION: Any | 1 |
CAD (KiCad official)
- Symbol:
SESD7L5.0DT5G - Footprint:
Package_TO_SOT_SMD:SOT-723 - 3D model: SOT-723, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.5 mm nominal SOT-723 height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
- 3D model files:
sesd7l5-0dt5g-etched.step/sesd7l5-0dt5g-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sesd7l5-0dt5g.step/sesd7l5-0dt5g.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: onsemi datasheet (4 pp, sha256
711fdd7c320f1ccb, retrieved 2026-10-23, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# SESD7L5.0DT5G
**onsemi** · ESD Protection Devices · SOT-723
SESD7L5.0DT5G from onsemi, in a SOT-723. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CATHODE | passive | Cathode of the first uni-directional ESD diode (protects one line, 5.0 V working peak reverse voltage, 0.5 pF typ capacitance to pin 3); pins 1 to 2 form one bi-directional line at 0.25 pF typ. |
| 2 | CATHODE | passive | Cathode of the second uni-directional ESD diode (protects one line, 5.0 V working peak reverse voltage, 0.5 pF typ capacitance to pin 3); pins 1 to 2 form one bi-directional line at 0.25 pF typ. |
| 3 | ANODE | passive | Common anode of both ESD diodes, connected to ground when protecting two uni-directional lines. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | onsemi |
| Package | SOT-723 |
| Category | Circuit Protection |
| Pins | 3 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Working Peak Reverse Voltage | VRWM | | | 5 | V | | 2 |
| Maximum Reverse Leakage Current | IR | | | 1 | µA | @ VRWM | 2 |
| Breakdown Voltage | VBR | 5.4 | | | V | @ IT = 1.0 mA, TA = 25°C | 2 |
| Capacitance uni-directional | C | | 0.5 | 0.9 | pF | f = 1 MHz, VR = 0 V, TA = 25°C (pin1 to pin 3; pin 2 to pin 3) | 2 |
| Capacitance bi-directional | C | | 0.25 | 0.45 | pF | f = 1 MHz, VR = 0 V, TA = 25°C (pin1 to pin 2) | 2 |
| Clamping Voltage | VC | | | 10.4 | V | @ IPP = 1 A, 8x20 µs surge waveform per Figure 5 | 2 |
| Forward Voltage | VF | | | 1.1 | V | @ IF = 10 mA | 2 |
| IEC 61000-4-2 (ESD) Contact | | -10 | | 10 | kV | | 1 |
| Total Power Dissipation on FR-5 Board | PD | | | 150 | mW | TA = 25°C, FR-5 = 1.0 x 0.75 x 0.62 in. | 1 |
| Storage Temperature Range | Tstg | -55 | | 150 | °C | | 1 |
| Junction Temperature Range | TJ | -55 | | 150 | °C | | 1 |
| Lead Solder Temperature - Maximum | TL | | | 260 | °C | 10 Second Duration | 1 |
## Materials and finish
As the datasheet states them (page.json `metadata.appearance`; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | | tin | LEAD FINISH: 100% Matte Sn (Tin) MOUNTING POSITION: Any | 1 |
## CAD (KiCad official)
- Symbol: `SESD7L5.0DT5G`
- Footprint: `Package_TO_SOT_SMD:SOT-723`
- 3D model: SOT-723, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.5 mm nominal SOT-723 height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
- 3D model files: `sesd7l5-0dt5g-etched.step` / `sesd7l5-0dt5g-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `sesd7l5-0dt5g.step` / `sesd7l5-0dt5g.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [onsemi datasheet](https://www.onsemi.com/pdf/datasheet/sesd7l5.0dt5-d.pdf) (4 pp, sha256 `711fdd7c320f1ccb`, retrieved 2026-10-23, tier: manufacturer)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/sesd7l5-0dt5g-datasheet.pdf)