main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 13d ago
viewers sd3010: viewers · Ray 13d ago
package.json Publish 0.1.0 · Ray 13d ago
page.json Set visibility: public · Ray 13d ago
README.md Publish 0.1.0 · Ray 13d ago
sd3010-etched.glb Publish 0.1.0 · Ray 13d ago
sd3010-etched.step sd3010: factory component page (tier=lcsc) · Ray 13d ago
sd3010-hero.glb sd3010: hero GLB from the etched model (keeps the MPN mark) · Ray 13d ago
sd3010-hero.overlay.json Publish 0.1.0 · Ray 13d ago
sd3010.glb Publish 0.1.0 · Ray 13d ago
sd3010.kicad_mod Publish 0.1.0 · Ray 13d ago
sd3010.kicad_sym Publish 0.1.0 · Ray 13d ago
sd3010.lbr Publish 0.1.0 · Ray 13d ago
sd3010.step Publish 0.1.0 · Ray 13d ago

SD3010

WAVE · Real-Time Clocks (RTC) · SOP-8

SD3010 from WAVE, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No connection; the datasheet pin drawing labels pin 1 as NC.
2 NC unconnected No connection; the datasheet pin drawing labels pin 2 as NC.
3 NC unconnected No connection; the datasheet pin drawing labels pin 3 as NC.
4 GND power_in Negative supply (ground).
5 SDA bidirectional Serial data input/output with an N-channel open-drain output and CMOS input; normally pulled up to VDD with a resistor and wire-ANDed with other open-drain devices.
6 SCL input Serial clock CMOS input; signals are processed on SCL rising/falling edges so rise/fall times must meet the datasheet, and the MCU port should be a CMOS output rather than open-drain.
7 INT output N-channel open-drain alarm/interrupt output whose mode is set by the control registers and which can be disabled by rewriting them.
8 VDD power_in Positive power supply, 1.8V to 5.5V.

Key specifications

Parameter Value
Manufacturer WAVE
Package SOP-8
Category RTC/Clock Chip
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Main power supply voltage VDD 1.8 5.5 V 12
Operating temperature -40 85 ℃ 1
Voltage on VDD, VBAT, SCL, SDA and INT pins (relative to GND) -0.5 7 V 12
Storage temperature -55 125 ℃ 12
Lead temperature (soldering) 260 ℃ soldering 10 s 12
Supply current IDD1 1.2 3 μA VDD =5V 12
Supply current IDD1 0.8 1.5 μA VDD =3V 12
Supply current when IIC active IDD2 40 120 μA VDD =5V 12
Supply current when charge enable IDD3 80 μA VDD =5V 12
Input leakage current on SCL IL1 100 nA 12
I/O leakage current on SDA ILO 100 nA 12
VBAT hysteresis VBATHYS 300 mV 12
Output low voltage (INT/SDA) VOL 0.1 0.2 0.3 V VDD =5V IOL =0.5mA 12
SCL frequency fSCL 100 kHz Standard mode (fSCL=100kHz) 13
SCL frequency fSCL 400 kHz Fast mode (fSCL=400kHz) 13
SDA and SCL input buffer LOW voltage VIL -0.3 V Standard mode 13
SDA output buffer LOW voltage VOL 0.4 V sinking 2mA; Standard mode 13
SDA and SCL pin capacitance C pin 10 pF TA=25 ℃ f=1MHZ VDD=5V VIN =0V VOUT =0V 13
Pulse width suppression time at SDA and SCL inputs tIN 100 ns Standard mode 13
Pulse width suppression time at SDA and SCL inputs tIN 50 ns Fast mode 13
SCL falling edge to SDA output data valid tAA 900 ns Standard mode 13
Bus free time before new transmission tBUF 4700 ns Standard mode 13
Bus free time before new transmission tBUF 1300 ns Fast mode 13
Clock LOW time tLOW 4700 ns Standard mode 13
Clock LOW time tLOW 1300 ns Fast mode 13
Clock HIGH time tHIGH 4000 ns Standard mode 13
Clock HIGH time tHIGH 600 ns Fast mode 13
START condition setup time tSU:STA 4700 ns Standard mode 13
START condition setup time tSU:STA 600 ns Fast mode 13
START condition hold time tHD:STA 4000 ns Standard mode 13
START condition hold time tHD:STA 600 ns Fast mode 13
Input data setup time tSU:DAT 250 ns Standard mode 13
Input data setup time tSU:DAT 100 ns Fast mode 13
Input data hold time tHD:DAT 0 ns Standard mode 13
STOP condition setup time tSU:STO 4000 ns Standard mode 13
STOP condition setup time tSU:STO 600 ns Fast mode 13
Output data hold time tDH 0 ns Standard mode 13
SDA and SCL rise time tR 1000 ns Standard mode 13
SDA and SCL rise time tR 300 ns Fast mode 13
SDA and SCL fall time tF 300 ns Standard mode 13
Frequency stability Δf/f -5 5 ppm Ta=25℃, VDD=3.3V 14
Frequency voltage characteristics f/V -2 2 ppm/V Ta=25℃, VDD=2.7 to 5.5V 14
Oscillation start time tSTA 1 S Ta=25℃, VDD=3.3V 14
Aging fa -3 3 ppm/year Ta=25℃, VDD=3.3V 14

CAD (KiCad official)

  • Symbol: SD3010
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: sd3010-etched.step / sd3010-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sd3010.step / sd3010.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: WAVE datasheet (16 pp, sha256 004c81640534ecc1, retrieved 2026-10-20, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF