component
SCT52240STDR
Public Made by Adomby adom
SCT Gate Drivers, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownSCT52240STDR
SCT · Gate Drivers · SOP-8
SCT52240STDR from SCT, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | ENA | input | Channel A enable logic input, TTL compatible; driver operation is enabled above about 2.1 V and disabled below about 1.1 V, and the pin floats high through an internal 400k pull-up to VDD. |
| 2 | INA | input | Channel A logic input, TTL compatible, with a typical high threshold of 2.1 V and low threshold of 1 V; the input floats low. |
| 3 | GND | power_in | Power ground; must be soldered directly to the ground plane for thermal performance improvement and electrical contact. |
| 4 | INB | input | Channel B logic input, TTL compatible, with a typical high threshold of 2.1 V and low threshold of 1 V; the input floats low. |
| 5 | OUTB | output | Channel B gate driver output, rated for 4 A peak source and sink current per the electrical characteristics. |
| 6 | VDD | power_in | Power supply with an operating range of 4.5 V to 24 V, which must be locally bypassed by a ceramic capacitor. |
| 7 | OUTA | output | Channel A gate driver output, rated for 4 A peak source and sink current per the electrical characteristics. |
| 8 | ENB | input | Channel B enable logic input, TTL compatible; driver operation is enabled above about 2.1 V and disabled below about 1.1 V, and the pin floats high through an internal 400k pull-up to VDD. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | SCT |
| Package | SOP-8 |
| Category | Motor Driver ICs |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
SCT52240STDR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
sct52240stdr-etched.step/sct52240stdr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sct52240stdr.step/sct52240stdr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: SCT datasheet (18 pp, sha256
f8164202d753aa4c, retrieved 2026-10-09, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).