component

sct2230tvbr

Public Made by Adom

by adom

SCT DC-DC Converters, TSOT-23-6L. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentpmicsct2230tvbr
Overview Files Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Contents

README

markdown

SCT2230TVBR

SCT · DC-DC Converters · TSOT-23-6L

SCT2230TVBR from SCT, in a TSOT-23-6L. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Power ground. Return for both the internal power MOSFETs and the control circuitry; must be soldered directly to the PCB ground plane for proper thermal and electrical performance.
2 SW power_out Power switching output. Common node of the internal high-side and low-side MOSFETs; connect the external inductor from SW to the output LC filter. Also serves as the low-side reference for the bootstrap capacitor between BST and SW that powers the high-side gate driver.
3 VIN power_in Power supply input, 4.2 V to 17 V (absolute max 20 V). Supplies both the IC bias and the step-down converter power stage. Bypass to GND with a low-ESR ceramic capacitor (typically 10 µF plus a local 0.1 µF) placed close to the pin to filter switching noise.
4 FB input Buck converter output-voltage feedback sense input. Connect an external resistor divider from VOUT to FB (and FB to GND); the loop regulates FB to the internal 0.8 V (typ) reference to program the output voltage over the 0.8 V-7 V range.
5 EN input Enable / programmable UVLO logic input. Precision thresholds 1.18 V rising / 1.1 V falling; an internal 1.5 µA pull-up lets a floating pin auto-enable the device, and a 6.8 µA hysteresis current source allows a resistor divider from VIN to program the input UVLO. Can be tied directly to VIN. High-voltage tolerant up to 6.5 V.
6 BST power_in Bootstrap supply for the high-side power MOSFET gate driver. Connect a 0.1 µF (or greater) ceramic capacitor between BST and SW; an internal regulator refreshes this capacitor when the low-side FET is on. BST-to-SW UVLO is 2.2 V rising with 200 mV hysteresis (absolute max VSW+6 V).

Key specifications

Parameter Value
Manufacturer SCT
Package TSOT-23-6L
Category PMIC
Pins 6

Ordering variants

  • SCT2230TVBR
  • SCT2230TVBRTVA
  • SCT2230TVBRTVAR

CAD (KiCad official)

  • Symbol: SCT2230TVBR
  • Footprint: Package_TO_SOT_SMD:TSOT-23-6
  • 3D model: TSOT-23-6L (KiCad packages3D, STEP)
  • 3D model files: sct2230tvbr-etched.step / sct2230tvbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sct2230tvbr.step / sct2230tvbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: SCT datasheet (None pp, sha256 105d6d912e4337ae, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF