component

SCAN90CP02SP

Public Made by Adom

by adom

Texas Instruments Signal Switches, Multiplexers, Decoders, WQFN-28-EP(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicscan90cp02spfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers scan90cp02sp: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/scan90cp02sp · Ray 2d ago
scan90cp02sp-etched.glb scan90cp02sp: factory component page (tier=lcsc) · Ray 2d ago
scan90cp02sp-etched.step scan90cp02sp: factory component page (tier=lcsc) · Ray 2d ago
scan90cp02sp-hero.glb scan90cp02sp: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
scan90cp02sp-hero.overlay.json Publish 0.1.0 · Ray 2d ago
scan90cp02sp.glb Publish 0.1.0 · Ray 2d ago
scan90cp02sp.kicad_mod Publish 0.1.0 · Ray 2d ago
scan90cp02sp.kicad_sym Publish 0.1.0 · Ray 2d ago
scan90cp02sp.lbr Publish 0.1.0 · Ray 2d ago
scan90cp02sp.step Publish 0.1.0 · Ray 2d ago

SCAN90CP02SP

Texas Instruments · Signal Switches, Multiplexers, Decoders · WQFN-28-EP(5x5)

SCAN90CP02SP from Texas Instruments, in a WQFN-28-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PEM11 input LVTTL channel 1 output pre-emphasis control input; with PEM10 it selects 0%, 25%, 50% or 100% pre-emphasis per Table 1.
2 PEM10 input LVTTL channel 1 output pre-emphasis control input; with PEM11 it selects 0%, 25%, 50% or 100% pre-emphasis per Table 1.
3 PEM01 input LVTTL channel 0 output pre-emphasis control input; with PEM00 it selects 0%, 25%, 50% or 100% pre-emphasis per Table 1.
4 PEM00 input LVTTL channel 0 output pre-emphasis control input; with PEM01 it selects 0%, 25%, 50% or 100% pre-emphasis per Table 1.
5 SEL1 input LVTTL configuration select input that, together with SEL0 and EN0/EN1, sets the crosspoint mode per the configuration truth table.
6 SEL0 input LVTTL configuration select input that, together with SEL1 and EN0/EN1, sets the crosspoint mode per the configuration truth table.
7 EN0 input LVTTL output enable input for channel 0; combined with the select pins it sets the operating mode, including powering channel 0 down.
8 N/C unconnected Not connected.
9 IN0+ input Non-inverting differential input for channel 0, compatible with LVDS, Bus LVDS, CML or LVPECL signals.
10 IN0- input Inverting differential input for channel 0, compatible with LVDS, Bus LVDS, CML or LVPECL signals.
11 VDD power_in Supply pin, VDD = 3.3 V ±0.3 V; at least four low-ESR 0.01 µF bypass capacitors should be connected from VDD to the GND plane.
12 IN1+ input Non-inverting differential input for channel 1, compatible with LVDS, Bus LVDS, CML or LVPECL signals.
13 IN1- input Inverting differential input for channel 1, compatible with LVDS, Bus LVDS, CML or LVPECL signals.
14 VDD power_in Supply pin, VDD = 3.3 V ±0.3 V; at least four low-ESR 0.01 µF bypass capacitors should be connected from VDD to the GND plane.
15 EN1 input LVTTL output enable input for channel 1; combined with the select pins it sets the operating mode, including powering channel 1 down.
16 VDD power_in Supply pin, VDD = 3.3 V ±0.3 V; at least four low-ESR 0.01 µF bypass capacitors should be connected from VDD to the GND plane.
17 TCK input LVTTL test clock input supporting IEEE 1149.1 features.
18 TMS input LVTTL test mode select input supporting IEEE 1149.1 features.
19 TDI input LVTTL test data input supporting IEEE 1149.1 features.
20 TDO output LVTTL test data output supporting IEEE 1149.1 features.
21 TRST input LVTTL test reset input supporting IEEE 1149.1 features.
22 VDD power_in Supply pin, VDD = 3.3 V ±0.3 V; at least four low-ESR 0.01 µF bypass capacitors should be connected from VDD to the GND plane.
23 OUT1- output Inverting LVDS differential output for channel 1; can be connected to any one pair IN0± or IN1± and is for point-to-point use only.
24 OUT1+ output Non-inverting LVDS differential output for channel 1; can be connected to any one pair IN0± or IN1± and is for point-to-point use only.
25 VDD power_in Supply pin, VDD = 3.3 V ±0.3 V; at least four low-ESR 0.01 µF bypass capacitors should be connected from VDD to the GND plane.
26 OUT0- output Inverting LVDS differential output for channel 0; can be connected to any one pair IN0± or IN1± and is for point-to-point use only.
27 OUT0+ output Non-inverting LVDS differential output for channel 0; can be connected to any one pair IN0± or IN1± and is for point-to-point use only.
28 N/C unconnected Not connected.
29 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WQFN-28-EP(5x5)
Category Logic
Pins 29

CAD (KiCad official)

  • Symbol: SCAN90CP02SP
  • Footprint: Package_DFN_QFN:QFN-28-1EP_5x5mm_P0.5mm_EP3.35x3.35mm
  • 3D model: WQFN-28-EP(5x5) (KiCad packages3D, STEP)
  • 3D model files: scan90cp02sp-etched.step / scan90cp02sp-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); scan90cp02sp.step / scan90cp02sp.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (22 pp, sha256 406fd9fb645aee09, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF