component
SC92F7352M20U
Public Made by Adomby adom
SOC Shenzhen SinOne Microelectronics Microcontrollers (MCU/MPU/SOC), SOP-20-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownSC92F7352M20U
SOC Shenzhen SinOne Microelectronics · Microcontrollers (MCU/MPU/SOC) · SOP-20-300mil
SC92F7352M20U from SOC Shenzhen SinOne Microelectronics, in a SOP-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD | power_in | Positive power supply; operating voltage is 3.7-5.5V at 24MHz system clock and 2.4-5.5V at 12/6/2MHz, with absolute maximum −0.3 to 5.5V. |
| 2 | VSS | power_in | Ground reference (接地) for the device. |
| 3 | P1.0/INT00 | bidirectional | General-purpose bidirectional I/O P1.0 (independently controlled, pull-up selectable) that also serves as external interrupt 0 input INT00. |
| 4 | P1.1/INT01/RST | bidirectional | General-purpose I/O P1.1 that also serves as external interrupt input INT01 and, when enabled by the DISRST customer option, as the active-low reset pin RST (reset pulse width at least 18µs). |
| 5 | P1.2/INT02/T0/RX/tCK | bidirectional | General-purpose I/O P1.2 that also serves as external interrupt input INT02, Timer0 counter input T0, UART receive RX, and the programming/emulation clock line tCK. |
| 6 | P1.3/INT03/T1/TX/tDIO | bidirectional | General-purpose I/O P1.3 that also serves as external interrupt input INT03, Timer1 counter input T1, UART transmit TX, and the programming/emulation data line tDIO. |
| 7 | P1.6/AIN9 | bidirectional | General-purpose I/O P1.6 that can be configured as ADC input channel 9 (AIN9). |
| 8 | P1.7/AIN8 | bidirectional | General-purpose I/O P1.7 that can be configured as ADC input channel 8 (AIN8). |
| 9 | P2.7/PWM5/AIN7 | bidirectional | General-purpose I/O P2.7 that also serves as PWM5 output and ADC input channel 7 (AIN7). |
| 10 | P2.6/PWM4/AIN6 | bidirectional | General-purpose I/O P2.6 that also serves as PWM4 output and ADC input channel 6 (AIN6). |
| 11 | P2.5/PWM3/AIN5 | bidirectional | General-purpose I/O P2.5 that also serves as PWM3 output and ADC input channel 5 (AIN5). |
| 12 | P2.4/AIN4 | bidirectional | General-purpose I/O P2.4 that can be configured as ADC input channel 4 (AIN4). |
| 13 | P2.1/INT25/AIN1 | bidirectional | General-purpose I/O P2.1 that also serves as external interrupt input INT25 and ADC input channel 1 (AIN1). |
| 14 | P2.0/INT24/AIN0 | bidirectional | General-purpose I/O P2.0 that also serves as external interrupt input INT24 and ADC input channel 0 (AIN0). |
| 15 | P0.5 | bidirectional | General-purpose bidirectional I/O P0.5 with no alternate function listed in the datasheet; output drive level is set by the IOHCON register (P0 group). |
| 16 | P0.4/COM4 | bidirectional | General-purpose I/O P0.4 that can also output 1/2 VDD as software LCD common COM4 when LCD voltage output is enabled in P0VO. |
| 17 | P0.3/COM3 | bidirectional | General-purpose I/O P0.3 that can also output 1/2 VDD as software LCD common COM3 when LCD voltage output is enabled in P0VO. |
| 18 | P0.2/PWM2/COM2 | bidirectional | General-purpose I/O P0.2 that also serves as PWM2 output and software LCD common COM2 (1/2 VDD output when enabled). |
| 19 | P0.1/PWM1/COM1 | bidirectional | General-purpose I/O P0.1 that also serves as PWM1 output and software LCD common COM1 (1/2 VDD output when enabled). |
| 20 | P0.0/PWM0/COM0 | bidirectional | General-purpose I/O P0.0 that also serves as PWM0 output and software LCD common COM0 (1/2 VDD output when enabled). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | SOC Shenzhen SinOne Microelectronics |
| Package | SOP-20-300mil |
| Category | Embedded Processors & Controllers |
| Pins | 20 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| DC supply voltage VDD/VSS | VDD/VSS | -0.3 | 5.5 | V | 60 | ||
| Voltage on any pin (input/output) | -0.3 | V | 60 | ||||
| Operating ambient temperature | TA | -40 | 85 | ℃ | 60 | ||
| Storage temperature | TSTG | -55 | 125 | ℃ | 60 | ||
| Operating voltage | VDD1 | 3.7 | 5.5 | V | 系统时钟频率 24MHz | 60 | |
| Operating voltage | VDD2 | 2.4 | 5.5 | V | 系统时钟频率 12/6/2MHz | 60 | |
| Operating ambient temperature | TA | -40 | 85 | ℃ | 60 | ||
| Input low voltage | VIL1 | -0.3 | V | VDD=5V, TA=+25℃ | 60 | ||
| Input low voltage (Schmitt trigger, RST/tCK/SCK) | VIL2 | -0.2 | V | VDD=5V, TA=+25℃; 施密特触发输入: RST/tCK/SCK | 60 | ||
| Power-down standby current | Ipd1 | 0.7 | 1 | μA | VDD=5V, TA=+25℃ | 60 | |
| Base Timer operating current | IBTM | 6 | 8 | μA | VDD=5V, TA=+25℃; BTMFS[3:0]=1000, 每 4.0 秒产生一个中断 | 60 | |
| Internal reference 2.4V output voltage (ADC reference) | VDD24 | 2.37 | 2.4 | 2.45 | V | TA=-40~85℃ | 60 |
| Input low voltage | VIL3 | -0.3 | V | VDD=3.3V, TA=+25℃ | 61 | ||
| Input low voltage (Schmitt trigger, RST/tCK/SCK) | VIL4 | -0.2 | V | VDD=3.3V, TA=+25℃; 施密特触发输入: RST/tCK/SCK | 61 | ||
| Power-down standby current | Ipd2 | 0.7 | 1 | uA | VDD=3.3V, TA=+25℃ | 61 | |
| Power On Reset time | TPOR | 5 | 10 | ms | VDD=2.4~5.5V, TA=25℃ | 61 | |
| Power-down mode wake-up time | TPDW | 1 | 1.5 | ms | VDD=2.4~5.5V, TA=25℃ | 61 | |
| Reset pulse width | TReset | 18 | us | 低电平有效 | 61 | ||
| RC oscillator stability (fHRC) | fHRC | 23.76 | 24 | 24.24 | MHz | VDD=4.0 |
61 |
| ADC supply voltage | VAD | 3 | 5 | 5.5 | V | TA=25℃ | 62 |
| ADC input resistance | RAIN | 1 | M | VIN=5V | 62 | ||
| ADC conversion current 1 | IADC1 | 2 | mA | ADC模块打开, VDD=5V | 62 | ||
| ADC conversion current 2 | IADC2 | 1.8 | mA | ADC模块打开, VDD=3.3V | 62 | ||
| Differential nonlinearity error | DNL | -1 | 1 | LSB | VDD=5V, VREF=5V | 62 | |
| Integral nonlinearity error | INL | -2 | 2 | LSB | TA=25℃ | 62 | |
| Offset error | EZ | -3 | 3 | LSB | TA=25℃ | 62 | |
| Full-scale error | EF | -3 | 3 | LSB | TA=25℃ | 62 | |
| Total absolute error | EAD | -8 | 8 | LSB | TA=25℃ | 62 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| housing | PBT | BTM Base timer BTMIF EBTM IPBTM 004BH 8 9 H/W Auto 能 | 27 |
CAD (KiCad official)
- Symbol:
SC92F7352M20U - Footprint:
Package_SO:SOP-20_7.5x12.8mm_P1.27mm - 3D model: SOP-20-300mil, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 2.65 mm nominal SOIC height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
- 3D model files:
sc92f7352m20u-etched.step/sc92f7352m20u-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sc92f7352m20u.step/sc92f7352m20u.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: SOC Shenzhen SinOne Microelectronics datasheet (70 pp, sha256
8527034154cd1582, retrieved 2026-10-18, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).