component
S-LESD8LL5.0CT5G
Public Made by Adomby adom
LRC ESD Protection Devices, SOD-882. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
S-LESD8LL5.0CT5G
LRC · ESD Protection Devices · SOD-882
S-LESD8LL5.0CT5G from LRC, in a SOD-882. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1 | passive | Terminal 1 of the bidirectional TVS ESD protection diode, rated for VRWM 5 V, 1.0 mA test current, 4 A maximum peak pulse current and 25 V maximum clamping voltage at IPP. |
| 2 | 2 | passive | Terminal 2 of the bidirectional TVS ESD protection diode, rated for VRWM 5 V, 1.0 mA test current, 4 A maximum peak pulse current and 25 V maximum clamping voltage at IPP. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | LRC |
| Package | SOD-882 |
| Category | TVS/Fuse/Board Level Protection |
| Pins | 2 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Total Power Dissipation on FR-5 Board | PD | 200 | mW | TA=25°C, FR-5 board (Note 1) | 1 | ||
| Junction and Storage Temperature Range | TJ,TSTG | -55 | 150 | °C | 1 | ||
| Lead Solder Temperature, Maximum | TL | 260 | °C | 10 second duration | 1 | ||
| ESD IEC 61000-4-2 air discharge | -15 | 15 | kV | Air discharge, IEC 61000-4-2 | 1 | ||
| ESD IEC 61000-4-2 contact discharge | -8 | 8 | kV | Contact discharge, IEC 61000-4-2 | 1 | ||
| Breakdown Voltage | VBR | 6 | V | @ IT = 1.0 mA, TA=25°C (Note 2) | 2 | ||
| Maximum Reverse Leakage Current | IR | 0.5 | A | @ VRWM | 2 | ||
| Clamping Voltage | VC | 25 | V | @ MAX IPP (Note 3) | 2 | ||
| Maximum Reverse Peak Pulse Current | IPP | 4 | A | Surge current waveform per Figure 1 (Note 3) | 2 | ||
| Peak Power Dissipation | PPK | 80 | W | Note 3 (8/20 µs peak pulse waveform) | 2 |
CAD (KiCad official)
- Symbol:
S-LESD8LL5.0CT5G - Footprint:
Diode_SMD:D_SOD-882 - 3D model: SOD-882 (KiCad packages3D, STEP)
- 3D model files:
s-lesd8ll5-0ct5g-etched.step/s-lesd8ll5-0ct5g-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);s-lesd8ll5-0ct5g.step/s-lesd8ll5-0ct5g.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: LRC datasheet (5 pp, sha256
c0ae2508b7ed94c0, retrieved 2026-10-21, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# S-LESD8LL5.0CT5G
**LRC** · ESD Protection Devices · SOD-882
S-LESD8LL5.0CT5G from LRC, in a SOD-882. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1 | passive | Terminal 1 of the bidirectional TVS ESD protection diode, rated for VRWM 5 V, 1.0 mA test current, 4 A maximum peak pulse current and 25 V maximum clamping voltage at IPP. |
| 2 | 2 | passive | Terminal 2 of the bidirectional TVS ESD protection diode, rated for VRWM 5 V, 1.0 mA test current, 4 A maximum peak pulse current and 25 V maximum clamping voltage at IPP. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | LRC |
| Package | SOD-882 |
| Category | TVS/Fuse/Board Level Protection |
| Pins | 2 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Total Power Dissipation on FR-5 Board | PD | | | 200 | mW | TA=25°C, FR-5 board (Note 1) | 1 |
| Junction and Storage Temperature Range | TJ,TSTG | -55 | | 150 | °C | | 1 |
| Lead Solder Temperature, Maximum | TL | | | 260 | °C | 10 second duration | 1 |
| ESD IEC 61000-4-2 air discharge | | -15 | | 15 | kV | Air discharge, IEC 61000-4-2 | 1 |
| ESD IEC 61000-4-2 contact discharge | | -8 | | 8 | kV | Contact discharge, IEC 61000-4-2 | 1 |
| Breakdown Voltage | VBR | 6 | | | V | @ IT = 1.0 mA, TA=25°C (Note 2) | 2 |
| Maximum Reverse Leakage Current | IR | | | 0.5 | A | @ VRWM | 2 |
| Clamping Voltage | VC | | | 25 | V | @ MAX IPP (Note 3) | 2 |
| Maximum Reverse Peak Pulse Current | IPP | | | 4 | A | Surge current waveform per Figure 1 (Note 3) | 2 |
| Peak Power Dissipation | PPK | | | 80 | W | Note 3 (8/20 µs peak pulse waveform) | 2 |
## CAD (KiCad official)
- Symbol: `S-LESD8LL5.0CT5G`
- Footprint: `Diode_SMD:D_SOD-882`
- 3D model: SOD-882 (KiCad packages3D, STEP)
- 3D model files: `s-lesd8ll5-0ct5g-etched.step` / `s-lesd8ll5-0ct5g-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `s-lesd8ll5-0ct5g.step` / `s-lesd8ll5-0ct5g.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [LRC datasheet](docs/s-lesd8ll5-0ct5g-datasheet.pdf) (5 pp, sha256 `c0ae2508b7ed94c0`, retrieved 2026-10-21, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/s-lesd8ll5-0ct5g-datasheet.pdf)