Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

S-LBTP180Y3T1G

LRC · Bipolar (BJT) · SOT-89

S-LBTP180Y3T1G from LRC, in a SOT-89. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 B input Base of the PNP transistor; limits: VEBO -5 V, peak base current IBM -200 mA.
2 C passive Collector of the PNP transistor (center lead, drawn joined to the package tab); limits: VCEO -80 V, VCBO -100 V, IC -1 A DC, ICM -1.5 A peak.
3 E passive Emitter of the PNP transistor; VEBO rating of -5 V relative to base.

Key specifications

Parameter Value
Manufacturer LRC
Package SOT-89
Category Transistors/Thyristors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Collector Cutoff Current ICBO -100 nA VCB = -30 V, IE = 0; Ta = 25ºC 2
Collector Cutoff Current ICBO -10 µA VCB = -30 V, IE = 0, Tj = 125 °C 2
Emitter Cut-off Current IEBO -100 nA VEB = -5V, IC = 0 2
DC Current Gain HFE 40 VCE = -2V, IC = -500mA (column assignment inferred, see review_required) 2
Base-emitter voltage VBE -1 V IC = −500 mA, VCE = −2 V 2
Collector-Emitter Saturation Voltage VCE(sat) -500 mV IC = −500 mA, IB = −50 mA 2
Collector-Base Voltage VCBO -100 V Ta = 25ºC 1
Collector-Emitter Voltage VCEO -80 V Ta = 25ºC 1
Emitter-Base Voltage VEBO -5 V Ta = 25ºC 1
Collector Current (DC) IC -1 A Ta = 25ºC 1
Peak collector current ICM -1.5 A Ta = 25ºC 1
Peak base current IBM -200 mA Ta = 25ºC 1
Total Device Dissipation, FR-4 Board (Note 1) @ TA = 25ºC PD 550 mW FR-4 board, PCB 30.0mm×25.0mm×1.6mm, TA = 25ºC 1
Derate above 25ºC 4.4 mW/ºC Derate above 25ºC, FR-4 board 1
Thermal Resistance, Junction-to-Ambient RΘJA 225 ºC/W FR-4 board (Note 1) 1
Junction and Storage Temperature TJ,Tstg -65 150 ºC 1

CAD (KiCad official)

  • Symbol: S-LBTP180Y3T1G
  • Footprint: Package_TO_SOT_SMD:SOT-89-3
  • 3D model: SOT-89 (KiCad packages3D, STEP)
  • 3D model files: s-lbtp180y3t1g-etched.step / s-lbtp180y3t1g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); s-lbtp180y3t1g.step / s-lbtp180y3t1g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: LRC datasheet (5 pp, sha256 fc2fc2f776235184, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF