component

S-19212D33A-M5T1U

Public Made by Adom

by adom

ABLIC Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)s-19212d33a-m5t1ufactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 13d ago
viewers s-19212d33a-m5t1u: viewers · Ray 13d ago
package.json Publish 0.1.0 · Ray 13d ago
page.json Set visibility: public · Ray 13d ago
README.md Publish 0.1.0 · Ray 13d ago
s-19212d33a-m5t1u-etched.glb Publish 0.1.0 · Ray 13d ago
s-19212d33a-m5t1u-etched.step s-19212d33a-m5t1u: factory component page (tier=lcsc) · Ray 13d ago
s-19212d33a-m5t1u-hero.glb s-19212d33a-m5t1u: hero GLB from the etched model (keeps the MPN mark) · Ray 13d ago
s-19212d33a-m5t1u-hero.overlay.json Publish 0.1.0 · Ray 13d ago
s-19212d33a-m5t1u.glb Publish 0.1.0 · Ray 13d ago
s-19212d33a-m5t1u.kicad_mod Publish 0.1.0 · Ray 13d ago
s-19212d33a-m5t1u.kicad_sym Publish 0.1.0 · Ray 13d ago
s-19212d33a-m5t1u.lbr Publish 0.1.0 · Ray 13d ago
s-19212d33a-m5t1u.step Publish 0.1.0 · Ray 13d ago

S-19212D33A-M5T1U

ABLIC · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

S-19212D33A-M5T1U from ABLIC, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Input voltage pin; the input operates from 3.0 V to 36 V, with absolute maximum VSS − 0.3 V to VSS + 45 V.
2 VSS power_in GND pin, the regulator ground reference.
3 NC unconnected No connection; the pin is electrically open and may be connected to the VIN pin or the VSS pin.
4 ON / OFF input Active-high ON/OFF pin for the D type, with input voltage "H" (VSH) of 2.0 V min. and "L" (VSL) of 0.8 V max.
5 VOUT power_out Regulated output voltage pin, 3.3 V ± 2.0% for this variant, capable of 250 mA output at VIN ≥ VOUT(S) + 2.0 V.

Key specifications

Parameter Value
Manufacturer ABLIC
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input voltage (absolute maximum) VIN -0.3 45 V Referenced to VSS (printed VSS − 0.3 to VSS + 45 V) 8
ON / OFF pin voltage (absolute maximum) VON / OFF -0.3 45 V Referenced to VSS; VIN + 0.3 ≤ VSS + 45 V 8
Output voltage (absolute maximum) VOUT -0.3 45 V Referenced to VSS; VIN + 0.3 ≤ VSS + 45 V 8
Output current (absolute maximum) IOUT 280 mA 8
Junction temperature (absolute maximum) Tj -40 150 °C 8
Operation ambient temperature Topr -40 125 °C 8
Storage temperature Tstg -40 150 °C 8
Output voltage accuracy (multiplier of set voltage) VOUT(E) 0.98 1.02 × VOUT(S) VIN = VOUT(S) + 2.0 V, IOUT = 10 mA 9
Output current IOUT 250 mA VIN ≥ VOUT(S) + 2.0 V 9
Line regulation ΔVOUT1/ΔVIN 0.01 0.03 %/V VOUT(S) + 0.5 V ≤ VIN ≤ 36 V, IOUT = 10 mA 9
Load regulation ΔVOUT2 16 30 mV VIN = VOUT(S) + 2.0 V, 2.5 V ≤ VOUT(S) < 5.1 V, 0.1 mA ≤ IOUT ≤ 40 mA 9
Current consumption during operation ISS1 6.5 8.5 μA VIN = 18.0 V, VON / OFF = VIN, IOUT = 0.01 mA 9
Current consumption during power-off ISS2 0.1 3.5 μA VIN = 18.0 V, VON / OFF = 0 V, no load 9
Input voltage VIN 3 36 V 9
ON / OFF pin input voltage 'H' (D type) VSH 2 V VIN = 18.0 V, RL = 1.0 kΩ, determined by VOUT output level; D type (ON / OFF logic active 'H') 9
ON / OFF pin input voltage 'L' (D type) VSL 0.8 V VIN = 18.0 V, RL = 1.0 kΩ, determined by VOUT output level; D type (ON / OFF logic active 'H') 9
ON / OFF pin input current 'H' ISH -0.1 0.1 μA VIN = 18.0 V, VON / OFF = VIN 9
ON / OFF pin input current 'L' ISL -0.1 0.1 μA VIN = 18.0 V, VON / OFF = 0 V 9
Junction-to-ambient thermal resistance, Board A θJA 180 °C/W SOT-23-5, Board A, JEDEC JESD51-2A 8
Junction-to-ambient thermal resistance, Board B θJA 143 °C/W SOT-23-5, Board B, JEDEC JESD51-2A 8

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin • Lead-free (Sn 100%), halogen-free • Withstand 45 V load dump 1

CAD (KiCad official)

  • Symbol: S-19212D33A-M5T1U
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: s-19212d33a-m5t1u-etched.step / s-19212d33a-m5t1u-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); s-19212d33a-m5t1u.step / s-19212d33a-m5t1u.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: ABLIC datasheet (60 pp, sha256 f6052f5224e3a0ea, retrieved 2026-10-20, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF