Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

RT9818A-30GB

Richtek Tech · Supervisor And Reset ICs · SOT-23-5

RT9818A-30GB from Richtek Tech, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RESET output Active low N-channel open-drain reset output (A suffix = 0ms timeout), asserted when VDD falls below the threshold and needs an external pull-up (100k typical); VOL max 0.4V at ISINK > 3.5mA.
2 VDD power_in Power pin and monitored supply input; operating range 0.9V to 6V, absolute maximum -0.3V to 6V.
3 GND power_in Ground.
4 NC unconnected No connection.
5 NC unconnected No connection.

Key specifications

Parameter Value
Manufacturer Richtek Tech
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Operating VDD (VOUT) Range VDD 0.9 6 V 3
Supply Current IDD 3 8 μA VTH = 3V, VDD = 4.5V, TA = 27C 3
Threshold Voltage Accuracy VTH -1.5 1.5 % TA = 27C 3
RESET Output Voltage Low VOL 0.4 V VDD < VTH, ISINK > 3.5mA 3
Hysteresis Width VHYS 0.01 0.016 VTH 3
Terminal Voltage (with Respect to GND), VDD VDD -0.3 6 V 3
Terminal Voltage (with Respect to GND), All Other Inputs -0.3 6 V 3
Input Current IVDD 20 mA 3
Power Dissipation, SOT-23-5 PD 0.4 W TA = 25°C 3
Lead Temperature (Soldering) 260 °C Soldering, 10 sec. 3
Storage Temperature Range -65 150 °C 3
Package Thermal Resistance, SOT-23-5 θJA 250 °C/W Note 2: TA = 25°C, low effective thermal conductivity single-layer test board per JEDEC 51-3 3
Junction Temperature Range -40 125 °C 3
Ambient Temperature Range -40 85 °C 3

CAD (KiCad official)

  • Symbol: RT9818A-30GB
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: rt9818a-30gb-etched.step / rt9818a-30gb-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); rt9818a-30gb.step / rt9818a-30gb.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Richtek Tech datasheet (14 pp, sha256 f01cb2fba9eeeacd, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF