component
RT9078-12GJ5
Public Made by Adomby adom
Richtek Tech Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, TSOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 17d ago |
| viewers | 17d ago |
| package.json | 17d ago |
| page.json | 17d ago |
| README.md | 17d ago |
| rt9078-12gj5-etched.glb | 17d ago |
| rt9078-12gj5-etched.step | 17d ago |
| rt9078-12gj5-hero.glb | 17d ago |
| rt9078-12gj5-hero.overlay.json | 17d ago |
| rt9078-12gj5.glb | 17d ago |
| rt9078-12gj5.kicad_mod | 17d ago |
| rt9078-12gj5.kicad_sym | 17d ago |
| rt9078-12gj5.lbr | 17d ago |
| rt9078-12gj5.step | 17d ago |
RT9078-12GJ5
Richtek Tech · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · TSOT-23-5
RT9078-12GJ5 from Richtek Tech, in a TSOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VIN | power_in | Regulator input pin; the input capacitor should be placed directly at this pin. |
| 2 | GND | power_in | Ground pin for the regulator. |
| 3 | EN | input | Chip enable pin; pulling this pin below 0.4V turns the regulator off, reducing the quiescent current to a fraction of its operating value. |
| 4 | NC | unconnected | No internal connection on the RT9078 (the SNS voltage-sense function on this pin applies only to the RT9078N variant). |
| 5 | VOUT | power_out | Regulator output pin; the output capacitor should be placed directly at this pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Richtek Tech |
| Package | TSOT-23-5 |
| Category | Power Management (PMIC) |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Voltage, VIN | VIN | 1.2 | 5.5 | V | 5 | ||
| Junction Temperature Range | -40 | 125 | °C | 5 | |||
| VIN, VOUT, SNS, EN to GND | -0.3 | 6.5 | V | 5 | |||
| VOUT to VIN | -6.5 | 0.3 | V | 5 | |||
| Power Dissipation, TSOT-23-5 | PD | 0.43 | W | TA = 25°C | 5 | ||
| Lead Temperature (Soldering, 10 sec.) | 260 | °C | 10 sec soldering | 5 | |||
| Junction Temperature | 150 | °C | 5 | ||||
| Storage Temperature Range | -65 | 150 | °C | 5 | |||
| ESD Susceptibility HBM | 2 | kV | Human Body Model | 5 | |||
| Package Thermal Resistance TSOT-23-5, junction to ambient | θJA | 230.6 | °C/W | JEDEC 51-7 four-layer board, TA = 25°C | 5 | ||
| Package Thermal Resistance TSOT-23-5, junction to case | θJC | 21.8 | °C/W | 5 | |||
| Fixed Output Voltage Range | VOUT | 0.8 | 3.45 | V | VOUT + 1 < VIN < 5.5V, TA = 25°C, unless otherwise specified | 5 | |
| DC Output Accuracy | -2 | 2 | % | ILOAD = 1mA; VIN = VOUT + 1 < 5.5V, TA = 25°C | 5 | ||
| Dropout Voltage (ILOAD = 300mA), 1.05V < VOUT ≤ 1.2V row | VDROP | 0.5 | 0.92 | V | ILOAD = 300mA; applies if VOUT = 1.2V (range boundary symbol lost in extraction) | 5 | |
| Dropout Voltage (ILOAD = 300mA), 1.2V < VOUT ≤ 1.5V row | VDROP | 0.4 | 0.57 | V | ILOAD = 300mA; applies if VOUT = 1.2V (range boundary symbol lost in extraction) | 5 | |
| VCC Consumption Current | IQ | 2 | 4 | μA | ILOAD = 0mA, VOUT ≤ 5.5V, VIN ≥ VOUT + VDROP | 5 | |
| Shutdown GND Current | 0.1 | 0.5 | μA | VEN = 0V | 6 | ||
| Shutdown Leakage Current | 0.1 | 0.5 | μA | VEN = 0V, VOUT = 0V | 6 | ||
| EN Input Current | IEN | 0.1 | μA | VEN = 5.5V | 6 | ||
| Line Regulation (1.2V ≤ VIN ≤ 1.5V) | LINE | 0.3 | 0.6 | % | ILOAD = 1mA | 6 | |
| Line Regulation (1.5V ≤ VIN ≤ 1.8V) | LINE | 0.15 | 0.3 | % | ILOAD = 1mA | 6 | |
| Line Regulation (1.8V ≤ VIN ≤ 5.5V) | LINE | 0.13 | 0.35 | % | ILOAD = 1mA | 6 | |
| Load Regulation | LOAD | 0.5 | 1 | % | 1mA < ILOAD < 300mA | 6 | |
| Output Current Limit | ILIM | 350 | 600 | mA | VOUT = 90% of VOUT(NOM) | 6 | |
| Enable Threshold Voltage H-Level | VENH | 0.5 | 0.7 | 0.9 | V | VIN = 5V | 6 |
| Enable Threshold Voltage L-Level | VENL | 0.4 | 0.65 | 0.85 | V | VIN = 5V | 6 |
CAD (KiCad official)
- Symbol:
RT9078-12GJ5 - Footprint:
Package_TO_SOT_SMD:TSOT-23-5 - 3D model: TSOT-23-5 (KiCad packages3D, STEP)
- 3D model files:
rt9078-12gj5-etched.step/rt9078-12gj5-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);rt9078-12gj5.step/rt9078-12gj5.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Richtek Tech datasheet (16 pp, sha256
58b21b14eba5e089, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).