component
RT9048GSP
Public Made by Adomby adom
Richtek Tech Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOIC-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
main
Ray
rt9048gsp: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding)
0339a09
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213
{
"schema_version": 1,
"type": "component",
"slug": "rt9048gsp",
"title": "RT9048GSP",
"brief": "Richtek Tech Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOIC-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.",
"version": "0.2.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"pmic",
"rt9048gsp"
],
"component": {
"mpn": "RT9048GSP",
"manufacturer": "Richtek Tech",
"package": "SOIC-8",
"pin_count": 9,
"category": "PMIC",
"subcategory": "Voltage Regulators - Linear, Low Drop Out (LDO) Regulators",
"datasheet": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2203221830_Richtek-Tech-RT9048GSP_C2983594.pdf",
"parts": {
"symbol": "rt9048gsp.kicad_sym",
"footprint": "rt9048gsp.kicad_mod",
"model_3d": "rt9048gsp-etched.glb",
"model_3d_plain": "rt9048gsp.glb",
"model_3d_step": "rt9048gsp-etched.step",
"model_3d_step_plain": "rt9048gsp.step",
"lbr": "rt9048gsp.lbr"
},
"distributor_links": {
"lcsc": "C2983594"
},
"pins": [
{
"number": "1",
"name": "NC",
"type": "unconnected",
"description": "No internal connection."
},
{
"number": "2",
"name": "EN",
"type": "input",
"description": "Enable control input (Active-High). Pulling below 0.4V turns the regulator off, reducing quiescent current to ~1.5μA. Enable threshold typ. 1.08V rising / 1.02V falling at VIN=3.3V. Device is enabled if left open; connect to VIN if not used."
},
{
"number": "3",
"name": "VIN",
"type": "power_in",
"description": "Supply voltage input. For full-load regulation, input must be between (VOUT + 0.5V) and 6V. Minimum input voltage is 1.4V. Place a large bulk cap plus at least a 10μF ceramic capacitor directly at this pin."
},
{
"number": "4",
"name": "NC",
"type": "unconnected",
"description": "No internal connection."
},
{
"number": "5",
"name": "NC",
"type": "unconnected",
"description": "No internal connection."
},
{
"number": "6",
"name": "VOUT",
"type": "power_out",
"description": "Regulated output voltage, adjustable from 0.5V up to VIN − VDROP, sourcing up to 2A. Place a minimum 10μF ceramic capacitor directly at this pin for stability."
},
{
"number": "7",
"name": "ADJ",
"type": "input",
"description": "Feedback voltage input, VADJ = 0.5V (typ). If tied to VOUT, output is set to 0.5V. Otherwise VOUT = 0.5V × (1 + R1/R2) via an external resistor divider. Very low IADJ (~20nA) permits divider resistors up to 800kΩ."
},
{
"number": "8",
"name": "GND",
"type": "power_in",
"description": "Ground pin."
},
{
"number": "9",
"name": "GND",
"type": "power_in",
"description": "Exposed thermal pad (bottom of package). Must be soldered to a large PCB ground plane and connected to GND for maximum power dissipation (θJA = 49°C/W on a 4-layer JEDEC board)."
}
],
"provenance": {
"extractor": "ds2sf",
"datasheet": {
"url": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2203221830_Richtek-Tech-RT9048GSP_C2983594.pdf",
"pages": 10,
"sha256": "30e87f006b6037f4",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 9,
"described": 9,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"pin1": {
"pad": "1",
"at": [
-2.475,
-1.905
],
"corner": "top-left",
"source": "silk-marker",
"derived_from": "SOIC-8_3.9x4.9mm_P1.27mm@sha256:074ecb2092b24fa4",
"mark": "drawn"
},
"models_3d": [
{
"file": "rt9048gsp.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
4.9,
1.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "07f46cff378d30e6c27dfd5a03092c795323f86d91c71fc7e743f4f418dc553a",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "rt9048gsp-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
4.9,
1.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "d8863e40e529fa4dbcdad211dbffc0bb1158548e79cad50a5869c883ef4f27bb",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "Richtek Tech",
"Package": "SOIC-8",
"Category": "PMIC",
"Pins": "9"
}
},
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"rt9048gsp"
],
"discovery_pitch": "RT9048GSP (Richtek Tech) component page with datasheet-verified CAD.",
"author": {
"name": "Ray"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"rt9048gsp.kicad_sym",
"rt9048gsp.kicad_mod",
"rt9048gsp.glb",
"rt9048gsp.step",
"rt9048gsp-etched.step",
"rt9048gsp.lbr",
"docs/hero.png",
"docs/rt9048gsp-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html"
],
"visibility": {
"public": true
},
"variants": [
{
"mpn": "RT9048GSP",
"kind": "packaging"
}
],
"updated_at": "2026-09-25T05:18:14.336Z"
}