component
RT8288AZSP
Public Made by Adomby adom
Richtek Tech DC-DC Converters, SOP-8-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownRT8288AZSP
Richtek Tech · DC-DC Converters · SOP-8-EP
RT8288AZSP from Richtek Tech, in a SOP-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VIN | power_in | Supply input powering the IC and step-down converter switches; drive with a 4.5V to 21V source and bypass to GND with a suitably large capacitor. |
| 2 | SW | passive | Switch node supplying power to the output; connect the output LC filter from SW to the load, with a capacitor from SW to BOOT for the high side switch. |
| 3 | SW | passive | Switch node supplying power to the output; connect the output LC filter from SW to the load, with a capacitor from SW to BOOT for the high side switch. |
| 4 | BOOT | passive | High side gate drive boost input; connect a 100nF or greater capacitor from SW to BOOT to power the high side N-MOSFET switch. |
| 5 | EN | input | Active-high chip enable (logic-high 2V to 5.5V, logic-low below 0.4V); for automatic start-up connect to VIN with a 100kΩ resistor. |
| 6 | FB | input | Feedback input that senses the output voltage via a resistive divider from VOUT; the feedback threshold is 0.808V. |
| 7 | VCC | power_out | Bias supply (5V typical) to be decoupled with a 0.1μF to 0.22μF capacitor, no more than 0.22μF. |
| 8 | GND | power_in | Ground; connect to GND. |
| 9 | GND | power_in | Exposed pad ground; must be soldered to a large PCB and connected to GND for maximum power dissipation. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Richtek Tech |
| Package | SOP-8-EP |
| Category | Power Management ICs |
| Pins | 9 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Shutdown Current | ISHDN | 0 | 1 | μA | VEN = 0 | 4 | |
| Switch Leakage | ILEAK | 0 | 10 | μA | VEN = 0V, VSW = 0V or 12V | 4 | |
| Current Limit | ILIMIT | 5.9 | 7 | A | VBOOT − VSW = 4.8V | 4 | |
| Oscillator Frequency | fSW | 425 | 500 | 575 | kHz | VFB = 0.75V | 4 |
| Feedback Voltage | VFB | 0.796 | 0.808 | 0.82 | V | 4.5V ≤ VIN ≤ 21V | 4 |
| Feedback Current | IFB | 10 | 50 | nA | 4 | ||
| EN Input Threshold Logic-High | VIH | 2 | 5.5 | V | 4 | ||
| EN Input Threshold Logic-Low | VIL | 0.4 | V | 4 | |||
| Under Voltage Lockout Threshold | VUVLO | 3.8 | 4 | 4.2 | V | VIN Rising | 5 |
| Supply Input Voltage | VIN | 4.5 | 21 | V | 4 | ||
| Junction Temperature Range | TJ | -40 | 125 | °C | 4 | ||
| Ambient Temperature Range | TA | -40 | 85 | °C | 4 | ||
| Supply Input Voltage | VIN | -0.3 | 26 | V | 4 | ||
| Switch Voltage | SW | -0.3 | V | -0.3V to (VIN + 0.3V) | 4 | ||
| Boot Voltage | BOOT | -0.3 | 6 | V | relative to SW: (SW − 0.3V) to (SW + 6V) | 4 | |
| Other Pins | -0.3 | 6 | V | 4 | |||
| Power Dissipation | PD | 1.333 | W | TA = 25°C, SOP-8 (Exposed Pad) | 4 | ||
| Junction Temperature | TJ | 150 | °C | 4 | |||
| Lead Temperature | 260 | °C | Soldering, 10 sec. | 4 | |||
| Storage Temperature Range | -65 | 150 | °C | 4 | |||
| ESD Susceptibility HBM | 2 | kV | HBM | 4 | |||
| Thermal Resistance Junction to Ambient | θJA | 75 | °C/W | SOP-8 (Exposed Pad), JEDEC 51-7 four-layer board | 4 | ||
| Thermal Resistance Junction to Case | θJC | 15 | °C/W | SOP-8 (Exposed Pad) | 4 |
CAD (KiCad official)
- Symbol:
RT8288AZSP - Footprint:
Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm - 3D model: SOP-8-EP (KiCad packages3D, STEP)
- 3D model files:
rt8288azsp-etched.step/rt8288azsp-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);rt8288azsp.step/rt8288azsp.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Richtek Tech datasheet (14 pp, sha256
f4e11d352532aebc, retrieved 2026-10-23, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).