component

RT8259GJ6

Public Made by Adom

by adom

Richtek Tech DC-DC Converters, TSOT-23-6L. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)rt8259gj6factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 6h ago
viewers rt8259gj6: viewers · Ray 6h ago
package.json Publish 0.1.0 · Ray 6h ago
page.json Set visibility: public · Ray 6h ago
README.md Publish 0.1.0 · Ray 6h ago
rt8259gj6-etched.glb rt8259gj6: factory component page (tier=lcsc) · Ray 6h ago
rt8259gj6-etched.step rt8259gj6: factory component page (tier=lcsc) · Ray 6h ago
rt8259gj6-hero.glb rt8259gj6: hero GLB from the etched model (keeps the MPN mark) · Ray 6h ago
rt8259gj6-hero.overlay.json Publish 0.1.0 · Ray 6h ago
rt8259gj6.glb Publish 0.1.0 · Ray 6h ago
rt8259gj6.kicad_mod Publish 0.1.0 · Ray 6h ago
rt8259gj6.kicad_sym Publish 0.1.0 · Ray 6h ago
rt8259gj6.lbr Publish 0.1.0 · Ray 6h ago
rt8259gj6.step Publish 0.1.0 · Ray 6h ago

RT8259GJ6

Richtek Tech · DC-DC Converters · TSOT-23-6L

RT8259GJ6 from Richtek Tech, in a TSOT-23-6L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 BOOT passive Bootstrap pin: a capacitor (10nF low-ESR ceramic per the application section) connects between BOOT and PHASE to form the floating supply for the high-side gate driver, with BOOT limited to VPHASE + 6V.
2 GND power_in Ground and voltage reference for the regulated output; it should be routed outside the D1-to-C1 ground path so switching current spikes do not couple noise into the part.
3 FB input Feedback input: an external resistor divider from VOUT to GND sets the output voltage using a 0.8V typical reference (0.784V to 0.816V), and the divider values also set loop bandwidth.
4 EN input Active-high chip enable with logic-high at 1.4V minimum and logic-low at 0.4V maximum, an allowed input range of 0V to 5.5V, and an internal pull-up to high when left open.
5 VIN power_in Supply input operating from 4.5V to 24V (26V absolute maximum), which should be bypassed to GND with a suitably large capacitor to limit voltage spikes.
6 PHASE output Switch output node of the internal power MOSFET, with a voltage range of -0.3V to (VIN + 0.3V), that should be kept small in area to limit high-frequency swing and noise.

Key specifications

Parameter Value
Manufacturer Richtek Tech
Package TSOT-23-6L
Category Power Management (PMIC)
Pins 6

CAD (KiCad official)

  • Symbol: RT8259GJ6
  • Footprint: Package_TO_SOT_SMD:TSOT-23-6
  • 3D model: TSOT-23-6L (KiCad packages3D, STEP)
  • 3D model files: rt8259gj6-etched.step / rt8259gj6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); rt8259gj6.step / rt8259gj6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Richtek Tech datasheet (13 pp, sha256 be2723909ec33bd2, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF