main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers rt7296fgj8f: viewers · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago
rt7296fgj8f-etched.glb Publish 0.1.0 · Ray 16d ago
rt7296fgj8f-etched.step rt7296fgj8f: factory component page (tier=lcsc) · Ray 16d ago
rt7296fgj8f-hero.glb rt7296fgj8f: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
rt7296fgj8f-hero.overlay.json Publish 0.1.0 · Ray 16d ago
rt7296fgj8f.glb Publish 0.1.0 · Ray 16d ago
rt7296fgj8f.kicad_mod Publish 0.1.0 · Ray 16d ago
rt7296fgj8f.kicad_sym Publish 0.1.0 · Ray 16d ago
rt7296fgj8f.lbr Publish 0.1.0 · Ray 16d ago
rt7296fgj8f.step Publish 0.1.0 · Ray 16d ago

RT7296FGJ8F

Richtek Tech · DC-DC Converters · TSOT-23-8

RT7296FGJ8F from Richtek Tech, in a TSOT-23-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PG output Power Good open-drain output that can be pulled up to PVCC through a resistor; it goes high after a 0.4 ms delay once the output reaches 90% of its normal voltage.
2 VIN power_in Power input supporting 4.5V to 17V, which must be bypassed with a suitable large ceramic capacitor at this pin.
3 SW output Switch node that connects to the external L-C filter.
4 GND power_in System ground.
5 BOOT power_in Bootstrap supply for the high-side gate driver; a 0.1 µF ceramic capacitor is connected between BOOT and SW.
6 EN/SYNC input Enable input (high = enable) that also accepts an external clock from 200 kHz to 2 MHz to set the switching frequency; with a pull-up resistor to VIN, the recommended value is 60k to 300k.
7 PVCC power_out 5V bias supply output that requires a minimum 0.1 µF capacitor to ground.
8 FB input Feedback voltage input that sets the output voltage through a resistive divider, with a feedback reference of 0.8V.

Key specifications

Parameter Value
Manufacturer Richtek Tech
Package TSOT-23-8
Category Power Management (PMIC)
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Input Voltage, VIN VIN -0.3 20 V 4
Switch Voltage, SW VSW -0.3 V Max printed as VIN + 0.3V 4
Switch Voltage, SW (transient) VSW 5 V <20ns 4
BOOT to SW voltage VBOOT - SW -0.3 6 V 4
BOOT to SW voltage (transient) VBOOT - SW 7 V <10s 4
Bias Supply Output, PVCC PVCC -0.3 6 V 4
Bias Supply Output, PVCC (transient) PVCC 7 V <10s 4
Other Pins -0.3 6 V 4
Power Dissipation, PD PD 1.428 W TJ/TA at 25°C, TSOT-23-8 (FC) 4
Lead Temperature (Soldering, 10 sec.) 260 °C Soldering, 10 sec. 4
Junction Temperature TJ -40 150 °C 4
Storage Temperature Range TSTG -65 150 °C 4
ESD Susceptibility HBM 2 kV HBM (Human Body Model) 4
Supply Input Voltage, VIN (recommended) VIN 4.5 17 V 4
Junction Temperature Range TJ -40 125 °C 4
Ambient Temperature Range TA -40 85 °C 4
Quiescent Current with no Load at DCDC Output 0.8 1 mA VEN = 2V, VFB = 1V 4
Feedback Current IFB 10 50 nA VFB = 820mV 4
Switch Leakage Current 1 μA VEN = 0V, VSW = 0V 4
Current Limit ILIM 4.2 5 A Under 40% duty-cycle 4
Oscillation Frequency fOSC 440 500 570 kHz VFB = 0.75V 4
SYNC Frequency Range fSYNC 200 2000 kHz 4
Maximum Duty-Cycle DMAX 90 95 % VFB = 0.7V 4
EN Input Voltage Logic-High VIH 1.2 1.4 1.6 V 5
EN Input Voltage Logic-Low VIL 1.1 1.25 1.4 V 5
Power-Good Sink Current Capability VPG 0.4 V Sink 4mA 5
Power-Good Leakage Current IPG-LEAK 1 μA 5
Input Under-Voltage Lockout Threshold, VIN Rising VUVLO 3.7 3.9 4.1 V VIN Rising 5
Thermal Resistance, Junction to Ambient (TSOT-23-8 FC) θJA 70 °C/W Four-layer test board per JEDEC 51-7 4
Thermal Resistance, Junction to Case (TSOT-23-8 FC) θJC 15 °C/W Measured at exposed pad 4

CAD (KiCad official)

  • Symbol: RT7296FGJ8F
  • Footprint: Package_TO_SOT_SMD:TSOT-23-8
  • 3D model: TSOT-23-8 (KiCad packages3D, STEP)
  • 3D model files: rt7296fgj8f-etched.step / rt7296fgj8f-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); rt7296fgj8f.step / rt7296fgj8f.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Richtek Tech datasheet (12 pp, sha256 9c2d31579514fef0, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF