Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

main

Generated by kicad-footprint-generator · KiCad file format 20260206

Name	Last commit message	Last updated
docs	Publish 0.1.0 · Ray	2d ago
viewers	rt7273gqw: viewers · Ray	2d ago
package.json	Publish 0.1.0 · Ray	2d ago
page.json	Set visibility: public · Ray	2d ago
README.md	Publish 0.1.0 · Ray	2d ago
rt7273gqw-etched.glb	Publish 0.1.0 · Ray	2d ago
rt7273gqw-etched.step	rt7273gqw: factory component page (tier=mfr) · Ray	2d ago
rt7273gqw-hero.glb	rt7273gqw: hero GLB from the etched model (keeps the MPN mark) · Ray	2d ago
rt7273gqw-hero.overlay.json	Publish 0.1.0 · Ray	2d ago
rt7273gqw.glb	Publish 0.1.0 · Ray	2d ago
rt7273gqw.kicad_mod	Publish 0.1.0 · Ray	2d ago
rt7273gqw.kicad_sym	Publish 0.1.0 · Ray	2d ago
rt7273gqw.lbr	Publish 0.1.0 · Ray	2d ago
rt7273gqw.step	Publish 0.1.0 · Ray	2d ago

RT7273GQW

Richtek Tech · DC-DC Converters · WQFN-40(6x6)

RT7273GQW from Richtek Tech, in a WQFN-40(6x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	RLIM3	passive	Channel 3 current limit adjust pin; the cycle-by-cycle current limit is set by an external resistor.
2	SS3	passive	Channel 3 soft-start pin; an external capacitor to GND sets the soft-start time.
3	COMP3	passive	Channel 3 compensation pin; connect a simple RC network to optimize transient versus DC accuracy.
4	FB3	input	Channel 3 feedback input; connect to the midpoint of the resistor divider from VOUT3 (VOUT = 0.8V x (1 + Rtop/Rbottom)).
5	SYNC	input	Synchronous clock input for the oscillator; connect to GND if not used.
6	ROSC	passive	Oscillator resistor pin; an external resistor sets the switching frequency between 300kHz and 2.2MHz (383kΩ gives 500kHz).
7	FB1	input	Channel 1 feedback input; connect to the midpoint of the resistor divider from VOUT1 (VOUT = 0.8V x (1 + Rtop/Rbottom)).
8	COMP1	passive	Channel 1 compensation pin; connect a simple RC network to optimize transient versus DC accuracy.
9	SS1	passive	Channel 1 soft-start pin; an external capacitor to GND sets the soft-start time.
10	RLIM1	passive	Channel 1 current limit adjust pin; the cycle-by-cycle current limit is set by an external resistor.
11	EN1	input	Channel 1 enable; pulled high to enable and low to disable, internally pulled high when floating.
12	BOOT1	passive	Channel 1 bootstrap capacitor connection for the high-side switch drive, connected to LX1 through a capacitor.
13	VIN1	power_in	Channel 1 power input, 4.5V to 18V.
14	LX1	output	Channel 1 switch output node connected to the inductor.
15	LX1	output	Channel 1 switch output node connected to the inductor.
16	LX2	output	Channel 2 switch output node connected to the inductor.
17	LX2	output	Channel 2 switch output node connected to the inductor.
18	VIN2	power_in	Channel 2 power input, 4.5V to 18V.
19	BOOT2	passive	Channel 2 bootstrap capacitor connection for the high-side switch drive, connected to LX2 through a capacitor.
20	EN2	input	Channel 2 enable; pulled high to enable and low to disable, internally pulled high when floating.
21	RLIM2	passive	Channel 2 current limit adjust pin; the cycle-by-cycle current limit is set by an external resistor.
22	SS2	passive	Channel 2 soft-start pin; an external capacitor to GND sets the soft-start time.
23	COMP2	passive	Channel 2 compensation pin; connect a simple RC network to optimize transient versus DC accuracy.
24	FB2	input	Channel 2 feedback input; connect to the midpoint of the resistor divider from VOUT2 (VOUT = 0.8V x (1 + Rtop/Rbottom)).
25	LOWP	input	Active-high low-power input; discontinuous operating mode at light load when LOWP = High.
26	GND	power_in	Ground.
27	PG	output	Power good indicator output.
28	PVCC	power_out	5V internal regulator output; connect a 10µF capacitor between this pin and GND.
29	VCC	power_out	4.6V internal regulator output; connect a 3.3µF capacitor between this pin and GND.
30	GND	power_in	Ground.
31	GND	power_in	Ground.
32	VINR	power_in	Power supply voltage input for the internal control circuit.
33	VINR	power_in	Power supply voltage input for the internal control circuit.
34	VINR	power_in	Power supply voltage input for the internal control circuit.
35	GND	power_in	Ground.
36	LX3	output	Channel 3 switch output node connected to the inductor.
37	LX3	output	Channel 3 switch output node connected to the inductor.
38	VIN3	power_in	Channel 3 power input, 4.5V to 18V.
39	BOOT3	passive	Channel 3 bootstrap capacitor connection for the high-side switch drive, connected to LX3 through a capacitor.
40	EN3	input	Channel 3 enable; pulled high to enable and low to disable, internally pulled high when floating.
41	GND	power_in	Exposed pad; must be soldered to a large PCB area and connected to GND for maximum power dissipation.

Key specifications

Parameter	Value
Manufacturer	Richtek Tech
Package	WQFN-40(6x6)
Category	Power Supply Chip
Pins	41

CAD (KiCad official)

Symbol: RT7273GQW
Footprint: Package_DFN_QFN:QFN-40-1EP_6x6mm_P0.5mm_EP4.6x4.6mm
3D model: WQFN-40(6x6) (KiCad packages3D, STEP)
3D model files: rt7273gqw-etched.step / rt7273gqw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); rt7273gqw.step / rt7273gqw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Richtek Tech datasheet (8 pp, sha256 1067520e81c1c8d6, retrieved 2026-10-23, tier: manufacturer)
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF