← Commit history

Set visibility: public

Ray ·1f45672f9e · ·parent a42db52
1 file changed +11−8
page.json+11−8
@@ -32,31 +32,31 @@         "number": "1",         "name": "BOOT",         "type": "power_in",-        "description": "Bootstrap for high-side gate driver. Connect a 0.1\u03bcF or greater ceramic capacitor from BOOT to SW. V(BOOT)-V(SW) absolute max 6V."+        "description": "Bootstrap for high-side gate driver. Connect a 0.1μF or greater ceramic capacitor from BOOT to SW. V(BOOT)-V(SW) absolute max 6V."       },       {         "number": "2",         "name": "VIN",         "type": "power_in",-        "description": "Input supply voltage, 4.5V to 18V (abs max 20V). Must be bypassed with a suitable large ceramic capacitor (e.g. 10\u03bcF x2 + 0.1\u03bcF)."+        "description": "Input supply voltage, 4.5V to 18V (abs max 20V). Must be bypassed with a suitable large ceramic capacitor (e.g. 10μF x2 + 0.1μF)."       },       {         "number": "3",         "name": "SW",         "type": "power_out",-        "description": "Switch node. Connect to an external L-C output filter. Swings between GND and VIN at up to 1.2MHz. High-side RDS(on) 110m\u03a9, low-side 90m\u03a9."+        "description": "Switch node. Connect to an external L-C output filter. Swings between GND and VIN at up to 1.2MHz. High-side RDS(on) 110mΩ, low-side 90mΩ."       },       {         "number": "4,9",         "name": "GND",         "type": "power_in",-        "description": "Ground. Pin 4 and the exposed pad (pin 9) must both be soldered to a large PCB copper area connected to GND for maximum power dissipation (\u03b8JA 75\u00b0C/W with exposed pad)."+        "description": "Ground. Pin 4 and the exposed pad (pin 9) must both be soldered to a large PCB copper area connected to GND for maximum power dissipation (θJA 75°C/W with exposed pad)."       },       {         "number": "5",         "name": "FB",         "type": "input",-        "description": "Feedback input. Regulates the output via an external resistive voltage divider. Internal reference VREF = 0.8V (\u00b11.5%)."+        "description": "Feedback input. Regulates the output via an external resistive voltage divider. Internal reference VREF = 0.8V (±1.5%)."       },       {         "number": "6",@@ -68,13 +68,13 @@         "number": "7",         "name": "EN",         "type": "input",-        "description": "Enable input. Logic high (VIH \u2265 2.7V) enables the converter; logic low (VIL \u2264 0.4V) puts the device into shutdown (<3\u03bcA supply). Tie to VIN via a 100k\u03a9 pull-up for automatic startup. Absolute max 20V."+        "description": "Enable input. Logic high (VIH ≥ 2.7V) enables the converter; logic low (VIL ≤ 0.4V) puts the device into shutdown (<3μA supply). Tie to VIN via a 100kΩ pull-up for automatic startup. Absolute max 20V."       },       {         "number": "8",         "name": "SS",         "type": "input",-        "description": "Soft-start control input. Connect a capacitor from SS to GND to set the soft-start period; a 0.1\u03bcF cap gives ~13.5ms (ISS = 6\u03bcA typ)."+        "description": "Soft-start control input. Connect a capacitor from SS to GND to set the soft-start period; a 0.1μF cap gives ~13.5ms (ISS = 6μA typ)."       }     ],     "provenance": {@@ -138,5 +138,8 @@     "docs/rt7257bhzsp-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ]+  ],+  "visibility": {+    "public": true+  } }\ No newline at end of file