main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17d ago
viewers rt6212bhrgj6f: viewers · Ray 17d ago
package.json Publish 0.1.0 · Ray 17d ago
page.json Set visibility: public · Ray 17d ago
README.md Publish 0.1.0 · Ray 17d ago
rt6212bhrgj6f-etched.glb Publish 0.1.0 · Ray 17d ago
rt6212bhrgj6f-etched.step rt6212bhrgj6f: factory component page (tier=lcsc) · Ray 17d ago
rt6212bhrgj6f-hero.glb rt6212bhrgj6f: hero GLB from the etched model (keeps the MPN mark) · Ray 17d ago
rt6212bhrgj6f-hero.overlay.json Publish 0.1.0 · Ray 17d ago
rt6212bhrgj6f.glb Publish 0.1.0 · Ray 17d ago
rt6212bhrgj6f.kicad_mod Publish 0.1.0 · Ray 17d ago
rt6212bhrgj6f.kicad_sym Publish 0.1.0 · Ray 17d ago
rt6212bhrgj6f.lbr Publish 0.1.0 · Ray 17d ago
rt6212bhrgj6f.step Publish 0.1.0 · Ray 17d ago

RT6212BHRGJ6F

Richtek Tech · DC-DC Converters · TSOT-23-6

RT6212BHRGJ6F from Richtek Tech, in a TSOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in System ground provides the ground return path for the control circuitry and the low-side power MOSFET.
2 LX output Switch node supplies power to the output and connects the output LC filter from LX to the output load.
3 VIN power_in Power input supplies the power switches of the device, which operate from a 4.5V to 18V supply range.
4 FB input Feedback voltage input sets the desired output voltage through an external resistive divider, with the feedback voltage typically 0.765V or 0.8V.
5 EN input Enable control input: floating this pin or connecting it to GND disables the device, and connecting it to logic high enables the device.
6 BOOT power_out Bootstrap supply for the high-side gate driver, where a 100nF or greater capacitor should be connected from LX to BOOT.

Key specifications

Parameter Value
Manufacturer Richtek Tech
Package TSOT-23-6
Category Power Management (PMIC)
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Input Operating Voltage VIN 4.5 18 V 4
Under-Voltage Lockout Threshold VUVLO 3.45 3.75 4.05 V RT6212A/BHRGJ6F 4
Shutdown Current ISHDN 5 µA VEN = 0V 4
Enable Voltage Threshold, rising VEN_R 1.33 1.43 1.53 V VEN rising, RT6212A/BHRGJ6F 4
Enable Voltage Threshold, falling VEN_F 1.11 1.21 1.31 V VEN falling, RT6212A/BHRGJ6F 5
Feedback Reference Voltage VREF 0.753 0.765 0.777 V 4.5V ≤ VIN ≤ 18V, RT6212A/BHRGJ6F 5
Low-Side Switch Valley Current Limit ILIM_L 2.6 3.3 A 5
Switching Frequency fSW 400 500 640 kHz 5
Minimum On-Time tON_MIN 35 60 85 ns 5
Minimum Off-Time tOFF_MIN 185 240 315 ns 5
UVP Trip Threshold 45 50 55 % 5
Supply Input Voltage -0.3 20 V 4
Switch Node Voltage, LX -0.3 V max is (VIN + 0.3V) 4
Switch Node Voltage, LX (<50ns) -6 25 V < 50ns 4
Other Pins Voltage -0.3 6 V 4
Power Dissipation, PD PD 1.667 W TA = 25C, TSOT-23-6 (FC) 4
ESD Susceptibility, HBM 2 kV HBM (Human Body Model) 4
Lead Temperature (Soldering) 260 °C Soldering, 10 sec. 4
Junction Temperature (absolute maximum) 150 °C 4
Storage Temperature Range -65 150 °C 4
Supply Input Voltage 4.5 18 V 4
Ambient Temperature Range -40 85 °C 4
Junction Temperature Range -40 125 °C 4
Package Thermal Resistance, junction-to-ambient θJA 60 °C/W TSOT-23-6 (FC), JEDEC 51-7 four-layer board 4
Package Thermal Resistance, junction-to-case θJC 8 °C/W TSOT-23-6 (FC) 4

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts copper filled with copper. JA is measured at the lead of the package. 5

CAD (KiCad official)

  • Symbol: RT6212BHRGJ6F
  • Footprint: Package_TO_SOT_SMD:TSOT-23-6
  • 3D model: TSOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: rt6212bhrgj6f-etched.step / rt6212bhrgj6f-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); rt6212bhrgj6f.step / rt6212bhrgj6f.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Richtek Tech datasheet (19 pp, sha256 09876acfa6803bbc, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF