main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers rt5788bgj8f: viewers · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago
rt5788bgj8f-etched.glb Publish 0.1.0 · Ray 16d ago
rt5788bgj8f-etched.step rt5788bgj8f: factory component page (tier=lcsc) · Ray 16d ago
rt5788bgj8f-hero.glb rt5788bgj8f: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
rt5788bgj8f-hero.overlay.json Publish 0.1.0 · Ray 16d ago
rt5788bgj8f.glb Publish 0.1.0 · Ray 16d ago
rt5788bgj8f.kicad_mod Publish 0.1.0 · Ray 16d ago
rt5788bgj8f.kicad_sym Publish 0.1.0 · Ray 16d ago
rt5788bgj8f.lbr Publish 0.1.0 · Ray 16d ago
rt5788bgj8f.step Publish 0.1.0 · Ray 16d ago

RT5788BGJ8F

Richtek Tech · DC-DC Converters · TSOT-23-8

RT5788BGJ8F from Richtek Tech, in a TSOT-23-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PGOOD output Open-drain power-good indication output that is activated after soft-start is finished.
2 VIN power_in Power input with a 2.5V to 6V input voltage range; a bypass capacitor typically greater than 10μF should be connected between this pin and PGND, placed as close to the IC as possible.
3 LX output Switch node between the internal switch and the synchronous rectifier, with the output LC filter connected from this pin to the output load.
4 PGND power_in Power ground, connected to analog ground, that must be soldered to a large PCB copper area for maximum power dissipation.
5 VOUT input Output voltage sense input used to monitor and adjust the output voltage to enhance load transient regulation.
6 AGND power_in Analog ground providing the return path for the control circuitry and internal reference, to be connected to a clean inner GND point with a separate trace.
7 FB input Feedback voltage input connected to the midpoint of the external resistive divider; the device regulates FB at a typical feedback reference of 0.6V.
8 EN input Enable control input where a logic-high enables the converter and a logic-low forces the device into shutdown mode.

Key specifications

Parameter Value
Manufacturer Richtek Tech
Package TSOT-23-8
Category Power Management (PMIC)
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Operating Voltage VIN 2.5 6 V 7
Under-Voltage Lockout Threshold VUVLO 2.15 2.3 2.45 V 7
Shutdown Current ISHDN 0 1 μA VEN = 0V 7
Enable Threshold Voltage (rising) VENH 1.2 V VEN rising 7
Enable Threshold Voltage (falling) VENL 0.4 V VEN falling 7
Feedback Voltage VFB 0.591 0.6 0.609 V 2.5V ≤ VIN ≤ 6V 7
Low-Side Switch Valley Current Limit ILIM_L 4 5.5 7.3 A 7
Switching Frequency fSW 1300 1500 1700 kHz VOUT = 1.2V 7
Fixed Soft-Start Time tSS 1 1.5 ms 7
Power Good Sink Current Capability 0.4 V IPGOOD sinks 1mA 8
Supply Input Voltage (recommended) VIN 2.5 6 V 6
Junction Temperature Range -40 125 °C 6
Ambient Temperature Range -40 85 °C 6
Supply Input Voltage (absolute maximum) VIN -0.3 7 V 6
LX Pin Switch Voltage -0.3 V Upper limit printed as (VIN + 0.3V) 6
LX Pin Switch Voltage (<10ns) -5 8.5 V <10ns 6
Other Pins -0.3 V Upper limit printed as (VIN + 0.3V) 6
Junction Temperature 150 °C 6
Lead Temperature (Soldering) 260 °C 10 sec. 6
Storage Temperature Range -65 150 °C 6
Junction-to-ambient thermal resistance (JEDEC standard) θJA 95.2 °C/W JEDEC standard 6
Junction-to-case (top) thermal resistance θJC(Top) 3.3 °C/W 6
Junction-to-case (bottom) thermal resistance θJC(Bottom) 4.6 °C/W 6
Junction-to-ambient thermal resistance (specific EVB) θJA(EVB) 73.9 °C/W specific EVB 6
Junction-to-top characterization parameter ΨJC(Top) 13 °C/W 6
Junction-to-board characterization parameter ΨJB 53.8 °C/W 6

CAD (KiCad official)

  • Symbol: RT5788BGJ8F
  • Footprint: Package_TO_SOT_SMD:TSOT-23-8
  • 3D model: TSOT-23-8 (KiCad packages3D, STEP)
  • 3D model files: rt5788bgj8f-etched.step / rt5788bgj8f-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); rt5788bgj8f.step / rt5788bgj8f.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Richtek Tech datasheet (20 pp, sha256 db05ebfb06e71fd7, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF