main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 11d ago
viewers rt2516gsp: viewers · Ray 11d ago
package.json Publish 0.1.0 · Ray 11d ago
page.json Set visibility: public · Ray 11d ago
README.md Publish 0.1.0 · Ray 11d ago
rt2516gsp-etched.glb Publish 0.1.0 · Ray 11d ago
rt2516gsp-etched.step rt2516gsp: factory component page (tier=mfr) · Ray 11d ago
rt2516gsp-hero.glb rt2516gsp: hero GLB from the etched model (keeps the MPN mark) · Ray 11d ago
rt2516gsp-hero.overlay.json Publish 0.1.0 · Ray 11d ago
rt2516gsp.glb Publish 0.1.0 · Ray 11d ago
rt2516gsp.kicad_mod Publish 0.1.0 · Ray 11d ago
rt2516gsp.kicad_sym Publish 0.1.0 · Ray 11d ago
rt2516gsp.lbr Publish 0.1.0 · Ray 11d ago
rt2516gsp.step Publish 0.1.0 · Ray 11d ago

RT2516GSP

Richtek Tech · Linear Voltage Regulators (LDO) · SOP-8-EP

RT2516GSP from Richtek Tech, in a SOP-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No internal connection.
2 EN input Chip enable (active-high); pulling this pin below 0.4V turns the regulator off, and the device is enabled if the pin is left open.
3 VIN power_in Power input; for full-load regulation the input must be between (VOUT + 0.5V) and 6V, with a minimum input of 1.4V and at least 10µF ceramic capacitor placed directly at this pin.
4 NC unconnected No internal connection.
5 NC unconnected No internal connection.
6 VOUT power_out Output of the regulator, which requires a minimum of 10µF capacitor placed directly at this pin.
7 ADJ input Feedback voltage input; connecting it to VOUT sets the output to 0.5V, while external feedback resistors set the output by their ratio.
8 GND power_in Ground, which must be connected to the exposed pad and the PCB ground for maximum power dissipation.
9 GND power_in Exposed pad ground, which must be soldered to a large PCB and connected to GND for maximum power dissipation.

Key specifications

Parameter Value
Manufacturer Richtek Tech
Package SOP-8-EP
Category Power Management ICs
Pins 9

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage VIN -0.3 7 V 3
Other Pins Voltage -0.3 7 V 3
Power Dissipation PD 2.5 W TA = 25°C, SOP-8 (Exposed Pad) 3
Package Thermal Resistance Junction-to-Ambient θJA 40 °C/W SOP-8 (Exposed Pad) 3
Package Thermal Resistance Junction-to-Case θJC 8 °C/W SOP-8 (Exposed Pad) 3
Lead Temperature 260 °C Soldering, 10 sec. 3
Junction Temperature 150 °C 3
Storage Temperature Range -65 150 °C 3
ESD Susceptibility HBM 2 kV HBM (Human Body Model) 3
ESD Susceptibility CDM 1 kV CDM (Charged Device Model) 3
Supply Voltage VIN 1.4 6 V 3
Junction Temperature Range -40 125 °C 3
Ambient Temperature Range -40 105 °C 3
Quiescent Current IQ 0.7 1.5 mA VIN = 3.3V, IOUT = 0A 3
Shutdown Current ISHDN 1.5 10 µA VIN = 6V, VEN = 0V 3
Line Regulation VLINE 0.2 0.4 %/V IOUT = 10mA 3
Load Regulation VLOAD 0.5 1.5 % IOUT = 10mA to 2A 3
Dropout Voltage VDROP 120 200 mV IOUT = 1A, VIN ≥ 1.6V 3
Dropout Voltage VDROP 400 mV IOUT = 1A, 1.4V < VIN < 1.6V 3
Dropout Voltage VDROP 180 300 mV IOUT = 1.5A, VIN ≥ 1.6V 3
Dropout Voltage VDROP 500 mV IOUT = 1.5A, 1.4V < VIN < 1.6V 3
Dropout Voltage VDROP 240 400 mV IOUT = 2A, VIN ≥ 1.6V 3
Dropout Voltage VDROP 600 mV IOUT = 2A, 1.4V < VIN < 1.6V 3
Current Limit ILIM 2.3 3 4.4 A VIN = 3.3V 3
ADJ Reference Voltage VREF 0.495 0.505 V VIN = 3.3V, VADJ = VOUT, IOUT = 10mA, TA = 25C 3
ADJ Reference Voltage VREF 0.4925 0.5075 V VIN = 3.3V, VADJ = VOUT, IOUT = 10mA 3
ADJ Pin Current IADJ 20 200 nA VADJ = 0.5V 3
EN Pin Current IEN 1 10 µA VEN = 0V, VIN = 6V 4
EN Threshold Voltage Logic-High VIH 1.6 V VIN = 3.3V 4
EN Threshold Voltage Logic-Low VIL 0.4 V VIN = 3.3V 4
OTP Trip Level 160 °C 4
OTP Hysteresis 30 °C 4

CAD (KiCad official)

  • Symbol: RT2516GSP
  • Footprint: Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm
  • 3D model: SOP-8-EP (KiCad packages3D, STEP)
  • 3D model files: rt2516gsp-etched.step / rt2516gsp-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); rt2516gsp.step / rt2516gsp.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Richtek Tech datasheet (11 pp, sha256 404e8ef9e23a82f9, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus off (skipped (clean text read)), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF