main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 13d ago
viewers rs6n120bhtb1: viewers · Ray 13d ago
package.json Publish 0.1.0 · Ray 13d ago
page.json Set visibility: public · Ray 13d ago
README.md Publish 0.1.0 · Ray 13d ago
rs6n120bhtb1-etched.glb Publish 0.1.0 · Ray 13d ago
rs6n120bhtb1-etched.step rs6n120bhtb1: factory component page (tier=mfr) · Ray 13d ago
rs6n120bhtb1-hero.glb rs6n120bhtb1: hero GLB from the etched model (keeps the MPN mark) · Ray 13d ago
rs6n120bhtb1-hero.overlay.json Publish 0.1.0 · Ray 13d ago
rs6n120bhtb1.glb Publish 0.1.0 · Ray 13d ago
rs6n120bhtb1.kicad_mod Publish 0.1.0 · Ray 13d ago
rs6n120bhtb1.kicad_sym Publish 0.1.0 · Ray 13d ago
rs6n120bhtb1.lbr Publish 0.1.0 · Ray 13d ago
rs6n120bhtb1.step Publish 0.1.0 · Ray 13d ago

RS6N120BHTB1

ROHM Semicon · MOSFETs · HSOP-8

RS6N120BHTB1 from ROHM Semicon, in a HSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Source passive Source terminal, connected internally to pins 2 and 3 and to the body diode anode; the datasheet gives a continuous body diode forward current IS of 85 A max.
2 Source passive Source terminal, connected internally to pins 1 and 3; the datasheet gives a continuous drain current of ±120 A at Tc=25°C and a pulsed drain current of ±540 A.
3 Source passive Source terminal, connected internally to pins 1 and 2; the gate-source voltage limit is ±20 V relative to the source.
4 Gate input Gate terminal with a maximum gate-source voltage of ±20 V, a threshold voltage of 2.0 to 4.0 V at ID=1 mA, and a gate-source leakage of ±500 nA max.
5 Drain passive Drain terminal, connected internally to pins 6, 7 and 8, with a drain-source voltage rating VDSS of 80 V.
6 Drain passive Drain terminal, connected internally to pins 5, 7 and 8, with a continuous drain current of ±135 A (silicon limit, VGS=10V).
7 Drain passive Drain terminal, connected internally to pins 5, 6 and 8, with a maximum on-resistance RDS(on) of 3.3 mΩ at VGS=10V, ID=90A.
8 Drain passive Drain terminal, connected internally to pins 5, 6 and 7, with a zero gate voltage drain current IDSS of 5 µA max at VDS=80V.
9 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer ROHM Semicon
Package HSOP-8
Category Transistors/Thyristors
Pins 9

CAD (KiCad official)

  • Symbol: RS6N120BHTB1
  • Footprint: Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm
  • 3D model: HSOP-8 (KiCad packages3D, STEP)
  • 3D model files: rs6n120bhtb1-etched.step / rs6n120bhtb1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); rs6n120bhtb1.step / rs6n120bhtb1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: ROHM Semicon datasheet (13 pp, sha256 9ec6017224e211b1, retrieved 2026-10-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF