main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers rs6g14xp: viewers · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago
rs6g14xp-etched.glb Publish 0.1.0 · Ray 5d ago
rs6g14xp-etched.step rs6g14xp: factory component page (tier=lcsc) · Ray 5d ago
rs6g14xp-hero.glb rs6g14xp: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
rs6g14xp-hero.overlay.json Publish 0.1.0 · Ray 5d ago
rs6g14xp.glb Publish 0.1.0 · Ray 5d ago
rs6g14xp.kicad_mod Publish 0.1.0 · Ray 5d ago
rs6g14xp.kicad_sym Publish 0.1.0 · Ray 5d ago
rs6g14xp.lbr Publish 0.1.0 · Ray 5d ago
rs6g14xp.step Publish 0.1.0 · Ray 5d ago

RS6G14XP

Jiangsu RUNIC Tech · Inverters · SOP-14

RS6G14XP from Jiangsu RUNIC Tech, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Schmitt-trigger input of inverter 1, which accepts input voltages from 0 V to 5.5 V; unused inputs must be held at VCC or GND.
2 1Y output Inverting output of channel 1, rated for ±24 mA at VCC = 3.0 V and swinging between 0 V and VCC.
3 2A input Schmitt-trigger input of inverter 2, which accepts input voltages from 0 V to 5.5 V; unused inputs must be held at VCC or GND.
4 2Y output Inverting output of channel 2, rated for ±24 mA at VCC = 3.0 V and swinging between 0 V and VCC.
5 3A input Schmitt-trigger input of inverter 3, which accepts input voltages from 0 V to 5.5 V; unused inputs must be held at VCC or GND.
6 3Y output Inverting output of channel 3, rated for ±24 mA at VCC = 3.0 V and swinging between 0 V and VCC.
7 GND power_in Ground reference pin for the device.
8 4Y output Inverting output of channel 4, rated for ±24 mA at VCC = 3.0 V and swinging between 0 V and VCC.
9 4A input Schmitt-trigger input of inverter 4, which accepts input voltages from 0 V to 5.5 V; unused inputs must be held at VCC or GND.
10 5Y output Inverting output of channel 5, rated for ±24 mA at VCC = 3.0 V and swinging between 0 V and VCC.
11 5A input Schmitt-trigger input of inverter 5, which accepts input voltages from 0 V to 5.5 V; unused inputs must be held at VCC or GND.
12 6Y output Inverting output of channel 6, rated for ±24 mA at VCC = 3.0 V and swinging between 0 V and VCC.
13 6A input Schmitt-trigger input of inverter 6, which accepts input voltages from 0 V to 5.5 V; unused inputs must be held at VCC or GND.
14 VCC power_in Supply pin; the datasheet specifies operation from 1.65 V to 5.5 V (data retention only down to 1.5 V).

Key specifications

Parameter Value
Manufacturer Jiangsu RUNIC Tech
Package SOP-14
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage (operating) VCC 1.65 5.5 V Operating 6
Supply voltage (data retention) VCC 1.5 V Data retention only 6
Input voltage VI 0 5.5 V 6
Output voltage VO 0 V 6
Operating temperature TA -40 125 °C 6
Supply voltage range VCC -0.5 6.5 V 4
Input voltage range VI -0.5 6.5 V 4
Voltage range applied to any output in the high-impedance or power-off state Vo -0.5 6.5 V high-impedance or power-off state 4
Voltage range applied to any output in the high or low state Vo -0.5 V high or low state 4
Input clamp current IIK -50 mA VI<0 4
Output clamp current IOK -50 mA VO<0 4
Continuous output current IO -50 50 mA 4
Continuous current through VCC or GND -100 100 mA 4
Junction temperature TJ 150 °C 4
Storage temperature Tstg -65 150 °C 4
Positive going input threshold voltage VT+ 0.75 1.05 V VCC=1.65V, Full temp 6
Positive going input threshold voltage VT+ 1.25 1.55 V VCC=2.3V, Full temp 6
Positive going input threshold voltage VT+ 1.5 2.1 V VCC=3V, Full temp 6
Positive going input threshold voltage VT+ 2.3 3 V VCC=4.5V, Full temp 6
Positive going input threshold voltage VT+ 2.8 3.4 V VCC=5.5V, Full temp 6
Negative going input threshold voltage VT- 0.3 0.6 V VCC=1.65V, Full temp 6
Negative going input threshold voltage VT- 0.35 0.65 V VCC=2.3V, Full temp 6
Negative going input threshold voltage VT- 0.45 0.75 V VCC=3V, Full temp 6
Negative going input threshold voltage VT- 0.7 1 V VCC=4.5V, Full temp 6
Negative going input threshold voltage VT- 0.85 1.15 V VCC=5.5V, Full temp 6
Hysteresis (VT+ - VT-) ΔVT 0.35 0.6 V VCC=1.65V, Full temp 6
Hysteresis (VT+ - VT-) ΔVT 0.6 1.2 V VCC=2.3V, Full temp 6
Hysteresis (VT+ - VT-) ΔVT 1.05 1.65 V VCC=3V, Full temp 6
Hysteresis (VT+ - VT-) ΔVT 1.6 2 V VCC=4.5V, Full temp 6
Hysteresis (VT+ - VT-) ΔVT 1.95 2.25 V VCC=5.5V, Full temp 6
High-level output voltage VOH 1.2 V IOH=-4mA, VCC=1.65V 6
High-level output voltage VOH 1.9 V IOH=-8mA, VCC=2.3V 6
High-level output voltage VOH 2.4 V IOH=-16mA, VCC=3V 6
High-level output voltage VOH 2.3 V IOH=-24mA, VCC=3V 6
High-level output voltage VOH 3.8 V IOH=-32mA, VCC=4.5V 6
Low-level output voltage VOL 0.1 V IOL=100µA, VCC=1.65V to 5.5V, Full temp 6
Low-level output voltage VOL 0.45 V IOL=4mA, VCC=1.65V 6
Low-level output voltage VOL 0.3 V IOL=8mA, VCC=2.3V 6
Low-level output voltage VOL 0.4 V IOL=16mA, VCC=3V 6
Low-level output voltage VOL 0.55 V IOL=24mA, VCC=3V 6
Input leakage current (A input) II -1 0.1 1 µA VI=5.5V or GND, VCC=0V to 5.5V, +25C 6
Input leakage current (A input) II -5 5 µA VI=5.5V or GND, VCC=0V to 5.5V, Full temp 6
Power-off leakage current Ioff -1 0.1 1 µA VI or VO=5.5V, VCC=0, +25C 6
Power-off leakage current Ioff -10 10 µA VI or VO=5.5V, VCC=0, Full temp 6
Quiescent supply current ICC 0.1 1 µA VI=5.5V or GND, IO=0, VCC=1.65V to 5.5V, +25C 6
Quiescent supply current ICC 10 µA VI=5.5V or GND, IO=0, VCC=1.65V to 5.5V, Full temp 7
Additional quiescent supply current per input ΔICC 500 µA One input at VCC-0.6V, other inputs at VCC or GND, VCC=3V to 5.5V, Full temp 7
Propagation delay tpd 7.5 ns VCC=1.8V±0.15V, CL=30pF, RL=500Ω, Full temp 7
Propagation delay tpd 3.6 ns VCC=2.5V±0.2V, CL=30pF, RL=500Ω, Full temp 7
Propagation delay tpd 3.1 ns VCC=3.3V±0.3V, CL=50pF, RL=500Ω, Full temp 7
Propagation delay tpd 2.7 ns VCC=5V±0.5V, CL=50pF, RL=500Ω, Full temp 7
Junction-to-ambient thermal resistance RθJA 122.2 °C/W SOIC-14(SOP14) package 4
Junction-to-case (top) thermal resistance RθJC(top) 80.9 °C/W SOIC-14(SOP14) package 4
Junction-to-board thermal resistance RθJB 80.6 °C/W SOIC-14(SOP14) package 4
Input capacitance Ci 4 pF VCC=3.3V, VI=VCC or GND, +25C 7
Power dissipation capacitance Cpd 20 pF VCC=1.8V, f=10MHz, +25C 7
Power dissipation capacitance Cpd 21 pF VCC=2.5V, f=10MHz, +25C 7
Power dissipation capacitance Cpd 22 pF VCC=3.3V, f=10MHz, +25C 7
Power dissipation capacitance Cpd 25 pF VCC=5V, f=10MHz, +25C 7

CAD (KiCad official)

  • Symbol: RS6G14XP
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOP-14 (KiCad packages3D, STEP)
  • 3D model files: rs6g14xp-etched.step / rs6g14xp-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); rs6g14xp.step / rs6g14xp.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Jiangsu RUNIC Tech datasheet (11 pp, sha256 ba65e0ae357a51f6, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF