component
RS6332PXK
Public Made by Adomby adom
Jiangsu RUNIC Tech Operational Amplifier, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownRS6332PXK
Jiangsu RUNIC Tech · Operational Amplifier · SOIC-8
RS6332PXK from Jiangsu RUNIC Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT A | output | Output of amplifier A, which swings rail-to-rail and has a rated output current source of 120 mA at 25°C. |
| 2 | -IN A | input | Inverting input of amplifier A; input terminals are diode-clamped to the supply rails, and input signals beyond the rails by more than 0.5 V should be limited to 10 mA. |
| 3 | +IN A | input | Non-inverting input of amplifier A; the common-mode voltage range is -0.1 V to 5.6 V with Vs = 5.5 V. |
| 4 | V- | power_in | Negative supply rail; the part operates from a single supply of 2.1 V to 5.5 V or dual supplies of ±1.05 V to ±2.75 V. |
| 5 | +IN B | input | Non-inverting input of amplifier B; the common-mode voltage range is -0.1 V to 5.6 V with Vs = 5.5 V. |
| 6 | -IN B | input | Inverting input of amplifier B; input terminals are diode-clamped to the supply rails, and input signals beyond the rails by more than 0.5 V should be limited to 10 mA. |
| 7 | OUT B | output | Output of amplifier B, which swings rail-to-rail and has a rated output current source of 120 mA at 25°C. |
| 8 | V+ | power_in | Positive supply rail; supply voltage V+ to V- must not exceed the 7.0 V absolute maximum, and a 0.1 µF capacitor should be placed close across the supply pins. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Jiangsu RUNIC Tech |
| Package | SOIC-8 |
| Category | Amplifiers/Comparators |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Vs Operating Voltage Range | Vs | 2.1 | 5.5 | V | 25C | 3 | |
| Quiescent Current/Amplifier | IQ | 85 | 145 | uA | 25C | 3 | |
| Power-Supply Rejection Ratio | PSRR | 75 | 92 | dB | Vs=2.1V to 5.5V, Vcm=(V-)+0.5V, 25C | 3 | |
| Power-Supply Rejection Ratio | PSRR | 65 | dB | Vs=2.1V to 5.5V, Vcm=(V-)+0.5V, -40C to 125C | 3 | ||
| Input Offset Voltage (RS6332P) | Vos | -0.5 | 0.2 | 0.5 | mV | 25C | 3 |
| Input Bias Current | IB | 10 | 50 | pA | 25C | 3 | |
| Input Offset Current | Ios | 10 | 50 | pA | 25C | 3 | |
| Common-Mode Voltage Range | Vcm | -0.1 | 5.6 | V | Vs= 5.5V, 25C | 3 | |
| Common-Mode Rejection Ratio | CMRR | 75 | 95 | dB | Vs= 5.5V, Vcm=-0.1V to 4V, 25C | 3 | |
| Common-Mode Rejection Ratio | CMRR | 68 | dB | Vs= 5.5V, Vcm=-0.1V to 4V, -40C to 125C | 3 | ||
| Common-Mode Rejection Ratio | CMRR | 63 | 85 | dB | Vs= 5.5V, Vcm=-0.1V to 5.6V, 25C | 3 | |
| Common-Mode Rejection Ratio | CMRR | 57 | dB | Vs= 5.5V, Vcm=-0.1V to 5.6V, -40C to 125C | 3 | ||
| Open-Loop Voltage Gain | AOL | 95 | 110 | dB | RL=2KΩ, Vo=0.15V to 4.85V, 25C | 3 | |
| Open-Loop Voltage Gain | AOL | 85 | dB | RL=2KΩ, Vo=0.15V to 4.85V, -40C to 125C | 3 | ||
| Open-Loop Voltage Gain | AOL | 100 | 120 | dB | RL=10KΩ, Vo=0.05V to 4.95V, 25C | 3 | |
| Open-Loop Voltage Gain | AOL | 92 | dB | RL=10KΩ, Vo=0.05V to 4.95V, -40C to 125C | 3 | ||
| Output Swing From Rail | 25 | mV | RL=2KΩ, 25C | 3 | |||
| Output Swing From Rail | 8 | mV | RL=10KΩ, 25C | 3 | |||
| Input Terminals, Voltage | -0.5 | V | Upper limit printed as (V+)+0.5V | 2 | |||
| Input Terminals, Current | -10 | 10 | mA | 2 | |||
| Storage Temperature | -65 | 150 | °C | 2 | |||
| Operating Temperature | -40 | 125 | °C | 2 | |||
| Junction Temperature | 150 | °C | 2 | ||||
| Vos Temperature Coefficient | Vos TC | 2 | uV/C | -40C to 125C | 3 | ||
| Output Current Source | Iout | 120 | mA | 25C | 3 | ||
| Slew Rate | SR | 0.5 | V/us | 25C | 3 | ||
| Gain-Bandwidth Product | GBP | 1.1 | MHz | 25C | 3 | ||
| Phase Margin | PM | 64 | ° | 25C | 3 | ||
| Setting Time | ts | 1.3 | us | 0.1% | 3 | ||
| Overload Recovery Time | 4.7 | us | VIN·Gain≥VS | 3 | |||
| Turn-on time | 20 | us | Vs= 5V | 3 | |||
| Input Voltage Noise Density | en | 22 | nV/√Hz | f = 1KHz, 25C | 3 | ||
| Input Voltage Noise Density | en | 20 | nV/√Hz | f = 10KHz, 25C | 3 | ||
| Package Thermal Resistance (SOIC-8) | 150 | °C/W | @ TA = +25°C | 2 |
CAD (KiCad official)
- Symbol:
RS6332PXK - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
rs6332pxk-etched.step/rs6332pxk-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);rs6332pxk.step/rs6332pxk.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Jiangsu RUNIC Tech datasheet (14 pp, sha256
c8386e7b57d6d6e2, retrieved 2026-10-09, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).