main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers rs5050xk: viewers · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago
rs5050xk-etched.glb Publish 0.1.0 · Ray 16d ago
rs5050xk-etched.step rs5050xk: factory component page (tier=lcsc) · Ray 16d ago
rs5050xk-hero.glb rs5050xk: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
rs5050xk-hero.overlay.json Publish 0.1.0 · Ray 16d ago
rs5050xk.glb Publish 0.1.0 · Ray 16d ago
rs5050xk.kicad_mod Publish 0.1.0 · Ray 16d ago
rs5050xk.kicad_sym Publish 0.1.0 · Ray 16d ago
rs5050xk.lbr Publish 0.1.0 · Ray 16d ago
rs5050xk.step Publish 0.1.0 · Ray 16d ago

RS5050XK

Jiangsu RUNIC Tech · Voltage Reference · SOP-8

RS5050XK from Jiangsu RUNIC Tech, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DNC unconnected Do not connect; this pin must be left unconnected.
2 VIN power_in Input supply voltage, recommended from VOUT + 0.5 V to 16 V, with an absolute maximum of 18 V (V+ to V-, referenced to GND).
3 NC unconnected No internal connection.
4 GND power_in Ground reference; all voltages are measured with respect to this pin.
5 NC unconnected No internal connection.
6 VOUT output Reference voltage output; load current is limited to ±10 mA, output short-circuit current is limited to ±30 mA absolute maximum, and a minimum 1 µF capacitor must be connected from VOUT to GND (1 µF to 50 µF recommended).
7 NC unconnected No internal connection.
8 DNC unconnected Do not connect; this pin must be left unconnected.

Key specifications

Parameter Value
Manufacturer Jiangsu RUNIC Tech
Package SOP-8
Category Power Management (PMIC)
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Initial Accuracy -0.1 0.1 % All voltage options 7
Output Voltage Temperature Drift dVOUT/dT 3 10 ppm/°C TA = -40°C to +125°C 7
Line Regulation 2 4 ppm/V VIN = (VOUT + 0.5) to 16 V 7
Line Regulation (full temperature range) 6 ppm/V VIN = (VOUT + 0.5) to 16 V, TA = -40°C to +125°C 7
Load Regulation dVOUT/dILOAD 2 4 ppm/mA -10 mA < ILOAD < 10 mA, VIN = VOUT + 0.5 V 7
Load Regulation (full temperature range) dVOUT/dILOAD 6 ppm/mA -10 mA < ILOAD < 10 mA, VIN = VOUT + 0.5V, TA = -40°C to 125°C 7
Short-Circuit Current, Sourcing ISC 17 26 mA Sourcing 7
Short-Circuit Current, Sinking ISC 15 23 mA Sinking 7
Capacitive Load 1 50 μF 7
Quiescent Current (TA = 25°C) IQ 2 3 mA ILOAD = 0, TA = 25°C 7
Quiescent Current (full temperature range) IQ 4 mA ILOAD = 0, TA = -40°C to +125°C 7
Supply Voltage Range (VIN) VIN 16 V ILOAD = 0, TA = -40°C to +125°C 7
Output Voltage Noise 7.5 μVPP/V f = 0.1Hz to 10Hz 7
Long-Term Stability (0 to 1000 hours) 100 ppm 0 to 1000 hours 7
Long-Term Stability (1000 to 2000 hours) 50 ppm 1000 to 2000 hours 7
Thermal Hysteresis (first cycle) dT 90 ppm First Cycle 7
Turn-on Settling Time 300 μs To 0.1% with CL = 1μF 7
Input Supply Voltage (absolute maximum) VIN -0.2 18 V V+ to V- 6
Output Short Circuit Current -30 30 mA 6
Operating Temperature (absolute maximum) TA -40 125 °C Operating free-air temperature range 6
Junction Temperature (absolute maximum) TJ -40 150 °C 6
Storage Temperature Tstg -65 150 °C 6
Package Thermal Impedance, SOIC-8(SOP8) θJA 110 °C/W Calculated per JESD-51, package soldered directly onto PCB 6
Input Voltage (recommended) VIN 16 V Operating free-air temperature range; minimum is VOUT+0.5 (footnote: minimum supply voltage is 4 V) 6
Load Current (recommended) ILoad -10 10 mA Operating free-air temperature range 6

CAD (KiCad official)

  • Symbol: RS5050XK
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: rs5050xk-etched.step / rs5050xk-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); rs5050xk.step / rs5050xk.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Jiangsu RUNIC Tech datasheet (17 pp, sha256 3dc7f62e26d9c72a, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF