component

RP118N331D-TR-FE

Public Made by Adom

by adom

Nisshinbo Micro Devices Inc Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)rp118n331d-tr-fefactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8d ago
viewers rp118n331d-tr-fe: viewers · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Publish 0.1.0 · Ray 8d ago
rp118n331d-tr-fe-etched.glb Publish 0.1.0 · Ray 8d ago
rp118n331d-tr-fe-etched.step rp118n331d-tr-fe: factory component page (tier=lcsc) · Ray 8d ago
rp118n331d-tr-fe-hero.glb rp118n331d-tr-fe: hero GLB from the etched model (keeps the MPN mark) · Ray 8d ago
rp118n331d-tr-fe-hero.overlay.json Publish 0.1.0 · Ray 8d ago
rp118n331d-tr-fe.glb Publish 0.1.0 · Ray 8d ago
rp118n331d-tr-fe.kicad_mod Publish 0.1.0 · Ray 8d ago
rp118n331d-tr-fe.kicad_sym Publish 0.1.0 · Ray 8d ago
rp118n331d-tr-fe.lbr Publish 0.1.0 · Ray 8d ago
rp118n331d-tr-fe.step Publish 0.1.0 · Ray 8d ago

RP118N331D-TR-FE

Nisshinbo Micro Devices Inc · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

RP118N331D-TR-FE from Nisshinbo Micro Devices Inc, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Input pin; the input voltage (VIN) recommended range is 1.7 V to 5.5 V, with an absolute maximum rating of -0.3 V to 6.5 V.
2 GND power_in Ground pin.
3 CE input Chip enable pin, active-high; the CE pin input voltage absolute maximum rating is -0.3 V to 6.5 V.
4 NC unconnected No connection.
5 VOUT power_out Output pin; the VOUT pin voltage is limited to -0.3 V to VIN + 0.3 V, and output current is rated up to 130 mA (absolute maximum).

Key specifications

Parameter Value
Manufacturer Nisshinbo Micro Devices Inc
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output voltage accuracy (3.3 V version, Ta = 25°C) VOUT 3.274 3.3 3.326 V Ta = 25°C 6
Output voltage accuracy (3.3 V version, −40°C to 85°C) VOUT 3.258 3.3 3.342 V −40°C ≤ Ta ≤ 85°C 6
Load regulation ∆VOUT/∆IOUT -40 2 40 mV 1.5 mA ≤ IOUT ≤ 100 mA 5
Line regulation ∆VOUT/∆VIN 0.02 0.2 %/V VSET + 0.5 V ≤ VIN ≤ 5.5 V 5
Supply current ISS 0.2 0.42 µA VCE = VIN, IOUT = 0 mA 5
Supply current (second printed limit) ISS 0.5 µA 5
Standby current ISTANDBY 0.002 0.055 µA VCE = 0 V 5
Dropout voltage (3.3 V version) VDIF 0.09 0.145 V IOUT = 100 mA 6
Output current IOUT 100 mA 5
CE pin input voltage, high VCEH 1 V 5
CE pin input voltage, low VCEL 0.4 V 5
Fast response mode switch-over current IOUTH 1.5 mA IOUT = Light load to Heavy load, VIN = 5.0 V 5
Low power mode switch-over current IOUTL 0.08 mA IOUT = Heavy load to Light load, VIN = 5.0 V 5
Short-circuit current limit ISC 50 mA VOUT = 0 V 5
LOW output NMOS on-state resistance (D version only) RLOW 50 Ω VIN = 4.0 V, VCE = 0 V 5
Input voltage (absolute maximum) VIN -0.3 6.5 V 4
CE pin input voltage (absolute maximum) VCE -0.3 6.5 V 4
VOUT pin voltage (absolute maximum) VOUT -0.3 V Upper limit printed as VIN + 0.3 V 4
Output current (absolute maximum) IOUT 130 mA 4
Power dissipation PD 660 mW SOT-23-5, JEDEC STD. 51-7 Test Land Pattern 4
Junction temperature range Tj -40 125 °C 4
Storage temperature range Tstg -55 125 °C 4
Input voltage (recommended operating) VIN 1.7 5.5 V 4
Operating temperature range Ta -40 85 °C 4

CAD (KiCad official)

  • Symbol: RP118N331D-TR-FE
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: rp118n331d-tr-fe-etched.step / rp118n331d-tr-fe-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); rp118n331d-tr-fe.step / rp118n331d-tr-fe.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nisshinbo Micro Devices Inc datasheet (38 pp, sha256 8229e436dd9a1144, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF