component
RL1812A560K
Public Made by Adomby adom
RUILON Shenzhen Ruilongyuan Elec Varistors, 1812. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
RL1812A560K
RUILON Shenzhen Ruilongyuan Elec · Varistors · 1812
RL1812A560K from RUILON Shenzhen Ruilongyuan Elec, in a 1812. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1 | passive | First terminal of the bidirectional, symmetrical MLV varistor; RL1812A560K varistor voltage 50.4~63 V at 1 mA, max allowable 30 VAC / 42 VDC. |
| 2 | 2 | passive | Second terminal of the bidirectional, symmetrical MLV varistor; interchangeable with the first, max clamping 107 V at 10 A (8/20μs), withstanding surge current 800 A. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | RUILON Shenzhen Ruilongyuan Elec |
| Package | 1812 |
| Category | Circuit Protection |
| Pins | 2 |
CAD (KiCad official)
- Symbol:
RL1812A560K - Footprint:
Resistor_SMD:R_1812_4532Metric - 3D model: 1812 (KiCad packages3D, STEP)
- 3D model files:
rl1812a560k-etched.step/rl1812a560k-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);rl1812a560k.step/rl1812a560k.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: RUILON Shenzhen Ruilongyuan Elec datasheet (5 pp, sha256
61703208a13c9353, retrieved 2026-10-09, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# RL1812A560K
**RUILON Shenzhen Ruilongyuan Elec** · Varistors · 1812
RL1812A560K from RUILON Shenzhen Ruilongyuan Elec, in a 1812. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1 | passive | First terminal of the bidirectional, symmetrical MLV varistor; RL1812A560K varistor voltage 50.4~63 V at 1 mA, max allowable 30 VAC / 42 VDC. |
| 2 | 2 | passive | Second terminal of the bidirectional, symmetrical MLV varistor; interchangeable with the first, max clamping 107 V at 10 A (8/20μs), withstanding surge current 800 A. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | RUILON Shenzhen Ruilongyuan Elec |
| Package | 1812 |
| Category | Circuit Protection |
| Pins | 2 |
## CAD (KiCad official)
- Symbol: `RL1812A560K`
- Footprint: `Resistor_SMD:R_1812_4532Metric`
- 3D model: 1812 (KiCad packages3D, STEP)
- 3D model files: `rl1812a560k-etched.step` / `rl1812a560k-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `rl1812a560k.step` / `rl1812a560k.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [RUILON Shenzhen Ruilongyuan Elec datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8771471779607269376) (5 pp, sha256 `61703208a13c9353`, retrieved 2026-10-09, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text+vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/rl1812a560k-datasheet.pdf)