component
REG711EA-5
Public Made by Adomby adom
Texas Instruments DC-DC Converters, VSSOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
REG711EA-5
Texas Instruments · DC-DC Converters · VSSOP-8
REG711EA-5 from Texas Instruments, in a VSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NC | unconnected | No internal connection; the datasheet gives no function for this pin. |
| 2 | Enable | input | Shutdown control input: logic high needs at least 1.3 V (up to VIN), logic low is 0.4 V max, and input current is 100 nA max each state; shutdown cuts supply current to 2 µA max. |
| 3 | VIN | power_in | Input supply for the 5.0 V version, 2.7 V to 5.5 V guaranteed startup (absolute maximum supply is 5.5 V). |
| 4 | GND | power_in | Ground reference for the regulator; the datasheet's layout places the star-ground center at pin 5. |
| 5 | PGND | power_in | Power ground for the pump and output currents, and the center of the recommended star-ground layout. |
| 6 | CPUMP- | passive | Negative terminal of the 0.22 µF charge-pump capacitor (CPUMP), a surface-mount X7R or X5R ceramic recommended. |
| 7 | CPUMP+ | passive | Positive terminal of the 0.22 µF charge-pump capacitor (CPUMP), a surface-mount X7R or X5R ceramic recommended. |
| 8 | VOUT | power_out | Regulated output, 5.0 V for this version, rated 50 mA nominal with 80 mA short-circuit current and about 40 mVp-p ripple at 50 mA. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VSSOP-8 |
| Category | Power Supply Chip |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
REG711EA-5 - Footprint:
Package_SO:VSSOP-8_2.3x2mm_P0.5mm - 3D model: VSSOP-8 (KiCad packages3D, STEP)
- 3D model files:
reg711ea-5-etched.step/reg711ea-5-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);reg711ea-5.step/reg711ea-5.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (11 pp, sha256
babde230a15d9c7c, retrieved 2026-10-08, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# REG711EA-5
**Texas Instruments** · DC-DC Converters · VSSOP-8
REG711EA-5 from Texas Instruments, in a VSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NC | unconnected | No internal connection; the datasheet gives no function for this pin. |
| 2 | Enable | input | Shutdown control input: logic high needs at least 1.3 V (up to VIN), logic low is 0.4 V max, and input current is 100 nA max each state; shutdown cuts supply current to 2 µA max. |
| 3 | VIN | power_in | Input supply for the 5.0 V version, 2.7 V to 5.5 V guaranteed startup (absolute maximum supply is 5.5 V). |
| 4 | GND | power_in | Ground reference for the regulator; the datasheet's layout places the star-ground center at pin 5. |
| 5 | PGND | power_in | Power ground for the pump and output currents, and the center of the recommended star-ground layout. |
| 6 | CPUMP- | passive | Negative terminal of the 0.22 µF charge-pump capacitor (CPUMP), a surface-mount X7R or X5R ceramic recommended. |
| 7 | CPUMP+ | passive | Positive terminal of the 0.22 µF charge-pump capacitor (CPUMP), a surface-mount X7R or X5R ceramic recommended. |
| 8 | VOUT | power_out | Regulated output, 5.0 V for this version, rated 50 mA nominal with 80 mA short-circuit current and about 40 mVp-p ripple at 50 mA. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VSSOP-8 |
| Category | Power Supply Chip |
| Pins | 8 |
## CAD (KiCad official)
- Symbol: `REG711EA-5`
- Footprint: `Package_SO:VSSOP-8_2.3x2mm_P0.5mm`
- 3D model: VSSOP-8 (KiCad packages3D, STEP)
- 3D model files: `reg711ea-5-etched.step` / `reg711ea-5-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `reg711ea-5.step` / `reg711ea-5.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/reg711-25) (11 pp, sha256 `babde230a15d9c7c`, retrieved 2026-10-08, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/reg711ea-5-datasheet.pdf)