component

REG104GA-2.5

Public Made by Adom

by adom

Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-223-6. Pinout reviewed by a person against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)reg104ga-2.5factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

REG104GA-2.5

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-223-6

REG104GA-2.5 from Texas Instruments, in a SOT-223-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground reference pin for the regulator; the package tab is also electrically connected to ground and is not intended to carry current.
2 Enable input Active-high enable input compatible with TTL/CMOS levels; inputs below 0.5V (max) turn the regulator off, VENABLE high is 2V minimum, and the absolute maximum is VIN; it may be tied to VIN when unused.
3 VIN power_in Supply input; operating input range is 2.1V to 15V, with an absolute maximum of 16V, and VIN must be at least VOUT + 0.7V (VOUT + 0.9V over the full temperature range) for specified regulation.
4 NR/Adjust passive On fixed-voltage versions this is the noise-reduction pin, where an optional capacitor CNR (for example 0.01µF) to ground lowers output noise; the absolute maximum voltage on this pin is 6.0V.
5 VOUT power_out Regulated output; no output capacitor is required for stability, and an optional low-ESR capacitor (for example 0.1µF) may be used to improve transient response.
6 Tab (GND) power_in Metal tab of the SOT-223 package, electrically connected to ground, which serves as the heat sink and must be isolated from any load current path.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-223-6
Category Power Management (PMIC)
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Accuracy -2 0.5 2 % 3
Accuracy over temperature -3 3 % TJ = -40°C to +85°C 3
Output voltage change vs line and load -2.5 0.5 2.5 % IOUT = 10mA to 1A, VIN = (VOUT + 0.7V) to 15V 3
Output voltage change vs line and load over temperature -3.5 3.5 % TJ = -40°C to +85°C, VIN = (VOUT + 0.9V) to 15V 3
DC dropout voltage VDROP 3 25 mV IOUT = 10mA 3
DC dropout voltage VDROP 230 400 mV For all models except 5V, IOUT = 1A 3
DC dropout voltage over temperature VDROP 480 mV For all models except 5V, IOUT = 1A, TJ = -40°C to +85°C 3
Current limit ICL 1.2 1.7 2.1 A 3
Current limit over temperature ICL 1 2.2 A TJ = -40°C to +85°C 3
Ground pin current IGND 0.5 0.7 mA IOUT = 10mA 3
Ground pin current IGND 1.7 1.8 mA IOUT = 1A 3
Operating input voltage range VIN 2.1 15 V 3
Specified input voltage range VIN 15 V VIN > 2.7V 3
Specified input voltage range over temperature VIN 15 V TJ = -40°C to +85°C, VIN > 2.9V 3
VENABLE high (output enabled) VENABLE 2 V 3
VENABLE low (output disabled) VENABLE -0.2 0.5 V 3
IENABLE high (output enabled) IENABLE 1 100 nA VENABLE = 2V to VIN, VIN = 2.1V to 6.5(5) 3
IENABLE low (output disabled) IENABLE 2 100 nA VENABLE = 0V to 0.5V 3
Specified temperature range (TJ) TJ -40 85 °C 3
Operating temperature range TJ -55 125 °C 3
Storage temperature range TSTG -65 150 °C 3
Supply input voltage VIN -0.3 16 V 2
Enable input voltage VEN -0.3 V 2
Feedback voltage VFB -0.3 6 V 2
NR pin voltage VNR -0.3 6 V 2
Junction temperature TJ -55 150 °C 2
Lead temperature (soldering) 240 °C soldering, 3s, SOT and DDPAK 2
ESD rating HBM (VOUT to GND) 1.5 kV HBM, VOUT to GND 2
ESD rating HBM (all other pins) 2 kV HBM, all other pins 2
ESD rating CDM 500 V CDM 2
Output voltage range (REG104-2.5) VOUT 2.5 V REG104-2.5 3
Output voltage drift vs temperature dVOUT/dT 70 ppm/°C TJ = -40°C to +85°C 3
Voltage noise without CNR Vn 35 µVRMS/V • VOUT f = 10Hz to 100kHz, CNR = 0, COUT = 0 3
Voltage noise with CNR Vn 10 µVRMS/V • VOUT f = 10Hz to 100kHz, CNR = 0.01µF, COUT = 10µF 3
Ripple rejection 65 dB f = 120Hz 3
Output disable time 50 µs 3
Output enable softstart time 1.5 ms 3
Thermal shutdown junction temperature 150 °C Shutdown 3
Thermal shutdown reset junction temperature 130 °C Reset from shutdown 3
Ground pin current, enable pin low IGND 0.5 µA VENABLE ≤ 0.5V 3
Thermal resistance junction-to-case (SOT223-5) θJC 15 °C/W Junction-to-case, SOT223-5 surface mount 3

CAD (KiCad official)

  • Symbol: REG104GA-2.5
  • Footprint: Package_TO_SOT_SMD:SOT-223-6
  • 3D model: SOT-223-6 (KiCad packages3D, STEP)
  • 3D model files: reg104ga-2-5-etched.step / reg104ga-2-5-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); reg104ga-2-5.step / reg104ga-2-5.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (24 pp, sha256 6b91d55dac661ff5, retrieved 2026-10-22, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF