component

REG102NA-3.3

Public Made by Adom

by adom

Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)reg102na-3.3factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1mo ago
viewers reg102na-3-3: viewers · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json Set visibility: public · Ray 1mo ago
README.md Publish 0.1.0 · Ray 1mo ago
reg102na-3-3-etched.glb reg102na-3-3: factory component page (tier=lcsc) · Ray 1mo ago
reg102na-3-3-etched.step reg102na-3-3: factory component page (tier=lcsc) · Ray 1mo ago
reg102na-3-3-hero.glb reg102na-3-3: hero GLB from the etched model (keeps the MPN mark) · Ray 1mo ago
reg102na-3-3-hero.overlay.json Publish 0.1.0 · Ray 1mo ago
reg102na-3-3.glb Publish 0.1.0 · Ray 1mo ago
reg102na-3-3.kicad_mod Publish 0.1.0 · Ray 1mo ago
reg102na-3-3.kicad_sym Publish 0.1.0 · Ray 1mo ago
reg102na-3-3.lbr Publish 0.1.0 · Ray 1mo ago
reg102na-3-3.step Publish 0.1.0 · Ray 1mo ago

REG102NA-3.3

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

REG102NA-3.3 from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Supply input, with an operating input range of 1.8 V to 10 V and VIN at least VOUT + 0.4 V (VOUT + 0.6 V over temperature) for specified regulation; absolute maximum is 12 V.
2 GND power_in Ground reference pin; ground pin current is 600 µA typical at IOUT = 250 mA and 800 µA maximum.
3 Enable input Enable input: the output is enabled when VENABLE is at least 1.8 V and disabled when VENABLE is 0.5 V or less, with an absolute maximum range of -0.3 V to VIN.
4 NR/Adjust passive On the fixed-voltage REG102NA-3.3 this is the noise reduction pin for an optional 0.01 µF CNR capacitor, with an absolute maximum voltage of 6.0 V.
5 VOUT power_out Regulated output of 3.3 V for this version, with ±1.5% maximum accuracy and specified operation up to 250 mA load.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

CAD (KiCad official)

  • Symbol: REG102NA-3.3
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: reg102na-3-3-etched.step / reg102na-3-3-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); reg102na-3-3.step / reg102na-3-3.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (31 pp, sha256 4ed123459903f8b5, retrieved 2026-10-10, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF