Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

REG101NA-3.3

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

REG101NA-3.3 from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Supply input with an operating range of 1.8V to 10V (absolute maximum 12V).
2 GND power_in Ground pin.
3 Enable input Enable input, where 1.8V to VIN enables the output and -0.2V to 0.5V disables it (absolute maximum -0.3V to VIN).
4 NR/Adjust passive On fixed-voltage models such as REG101NA-3.3 this is the noise reduction capacitor pin (CNR = 0.01µF used in the specifications), with an absolute maximum of -0.3V to 6.0V.
5 VOUT power_out Regulated output, fixed at 3.3V for this model, with 100mA rated load current and a typical current limit of 170mA.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Accuracy -1.5 1.5 % 3
Accuracy over temperature -2.2 2.2 % Over Temperature 3
Output voltage accuracy including line and load -2 2 % Includes Line and Load IOUT = 2mA to 100mA, VIN = (VOUT + 0.4V) to 10V 3
Output voltage accuracy over temperature line and load -2.7 2.7 % Over Temperature VIN = (VOUT + 0.6V) to 10V 3
DC dropout voltage VDROP 4 10 mV IOUT = 2mA 3
DC dropout voltage VDROP 60 100 mV For all models IOUT = 100mA 3
DC dropout voltage over temperature VDROP 130 mV Over Temperature IOUT = 100mA 3
Current limit ICL 130 170 220 mA 3
Current limit over temperature ICL 110 240 mA Over Temperature 3
Ground pin current IGND 400 500 µA IOUT = 2mA 3
Ground pin current IGND 500 650 µA IOUT = 100mA 3
Enable pin low ground pin current 0.01 0.2 µA VENABLE ≤ 0.5V 3
VENABLE low (output disabled) VENABLE -0.2 0.5 V VENABLE Low (output disabled) 3
VENABLE high (output enabled) VENABLE 1.8 V VENABLE High (output enabled) 3
IENABLE high (output enabled) IENABLE 1 100 nA VENABLE = 1.8V to VIN, VIN = 1.8V to 6.5(4) 3
IENABLE low (output disabled) IENABLE 2 100 nA VENABLE = 0V to 0.5V 3
Operating input voltage range VIN 1.8 10 V Operating Input Voltage Range(5) 3
Specified input voltage range VIN 10 V VIN > 1.8V VOUT + 0.4 3
Specified input voltage range over temperature VIN 10 V Over Temperature VIN > 1.8V VOUT + 0.6 3
Specified temperature range TJ -40 85 °C Specified Range 3
Operating temperature range TJ -55 125 °C Operating Range 3
Storage temperature range TA -65 150 °C Storage Range 3
Thermal shutdown junction temperature 160 °C Shutdown 3
Thermal shutdown reset junction temperature 140 °C Reset from Shutdown 3
Thermal resistance junction-to-ambient SOT23-5 θJA 200 °C/W SOT23-5 Surface Mount Junction-to-Ambient 3
Output voltage VOUT 3.3 V REG101-3.3 3
Reference voltage VREF 1.267 V 3
Output voltage temperature coefficient dVOUT/dT 50 ppm/°C vs Temperature 3
Short-circuit current ISC 60 mA 3
Ripple rejection 65 dB f = 120Hz IOUT = 100mA 3
Output disable time 200 µs COUT = 1.0µF, RLOAD = 33Ω 3
Output enable time 1.5 ms COUT = 1.0µF, RLOAD = 33Ω 3
Supply input voltage VIN -0.3 12 V 2
Enable input voltage VEN -0.3 V VIN 2
Feedback voltage VFB -0.3 6 V 2
NR pin voltage VNR -0.3 6 V 2
Operating temperature range junction TJ -55 125 °C 2
Storage temperature range TA -65 150 °C 2
Lead temperature soldering 240 °C soldering, 3s, SOT23-5, and SO-8 2

CAD (KiCad official)

  • Symbol: REG101NA-3.3
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: reg101na-3-3-etched.step / reg101na-3-3-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); reg101na-3-3.step / reg101na-3-3.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (25 pp, sha256 4b1eaa2d39ccb308, retrieved 2026-11-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF