main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers ref196gsz-reel7: viewers · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago
ref196gsz-reel7-etched.glb Publish 0.1.0 · Ray 7d ago
ref196gsz-reel7-etched.step ref196gsz-reel7: factory component page (tier=lcsc) · Ray 7d ago
ref196gsz-reel7-hero.glb ref196gsz-reel7: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
ref196gsz-reel7-hero.overlay.json Publish 0.1.0 · Ray 7d ago
ref196gsz-reel7.glb Publish 0.1.0 · Ray 7d ago
ref196gsz-reel7.kicad_mod Publish 0.1.0 · Ray 7d ago
ref196gsz-reel7.kicad_sym Publish 0.1.0 · Ray 7d ago
ref196gsz-reel7.lbr Publish 0.1.0 · Ray 7d ago
ref196gsz-reel7.step Publish 0.1.0 · Ray 7d ago

REF196GSZ-REEL7

Analog Devices · Voltage Reference · SOIC-8

REF196GSZ-REEL7 from Analog Devices, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 TP unconnected Factory test point reserved for in-package Zener zap trim; leave unconnected, no user connection.
2 VS power_in Supply input; the device regulates from supplies as low as 100 mV above the output voltage.
3 SLEEP input Sleep mode control; applying a low TTL or CMOS level turns the output off and reduces supply current to less than 15 μA.
4 GND power_in Ground connection.
5 TP unconnected Factory test point reserved for in-package Zener zap trim; leave unconnected, no user connection.
6 OUTPUT output Reference voltage output (3.30 V nominal for REF196) with up to 30 mA output current and short-circuit protection.
7 NC unconnected No connect.
8 NC unconnected No connect.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package SOIC-8
Category Power Management (PMIC)
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Initial accuracy output voltage (G grade, IOUT = 0 mA) VO 3.29 3.3 3.31 V G Grade, IOUT = 0 mA, VS = 3.5 V, TA = 25°C 12
Line regulation (G grade) ΔVO/ΔVIN 4 8 ppm/V 3.50 V ≤ VS ≤ 15 V, IOUT = 0 mA, TA = 25°C 12
Load regulation (G grade) ΔVO/ΔVLOAD 6 15 ppm/mA VS = 5.0 V, 0 mA ≤ IOUT ≤ 30 mA, TA = 25°C 12
Dropout voltage VS − VO 0.8 V VS = 4.1 V, ILOAD = 10 mA, TA = 25°C 12
Dropout voltage VS − VO 1 V VS = 4.3 V, ILOAD = 30 mA, TA = 25°C 12
Long-term stability ΔVO 1.2 mV 1000 hours @ 125°C 12
Noise voltage eN 33 μV p-p 0.1 Hz to 10 Hz, TA = 25°C 12
Temperature coefficient (G grade) TCVO 10 25 ppm/°C G Grade, IOUT = 0 mA, −40°C ≤ TA ≤ +85°C 13
Line regulation (G grade) ΔVO/ΔVIN 10 20 ppm/V 3.5 V ≤ VS ≤ 15 V, IOUT = 0 mA, −40°C ≤ TA ≤ +85°C 13
Load regulation (G grade) ΔVO/ΔVLOAD 10 20 ppm/mA VS = 5.0 V, 0 mA ≤ IOUT ≤ 25 mA, −40°C ≤ TA ≤ +85°C 13
Dropout voltage VS − VO 0.8 V VS = 4.1 V, ILOAD = 10 mA, −40°C ≤ TA ≤ +85°C 13
Dropout voltage VS − VO 1 V VS = 4.3 V, ILOAD = 25 mA, −40°C ≤ TA ≤ +85°C 13
Logic high input voltage (SLEEP pin) VH 2.4 V 13
Logic low input voltage (SLEEP pin) VL 0.8 V 13
Logic high input current (SLEEP pin) IH -8 μA 13
Logic low input current (SLEEP pin) IL -8 μA 13
Supply current 45 μA No load, −40°C ≤ TA ≤ +85°C 13
Sleep mode supply current 15 μA No load, −40°C ≤ TA ≤ +85°C 13
Temperature coefficient (G grade) TCVO 10 ppm/°C G Grade, IOUT = 0 mA, −40°C ≤ TA ≤ +125°C 14
Line regulation (G grade) ΔVO/ΔVIN 20 ppm/V 3.50 V ≤ VS ≤ 15 V, IOUT = 0 mA, −40°C ≤ TA ≤ +125°C 14
Load regulation (G grade) ΔVO/ΔVLOAD 20 ppm/mA VS = 5.0 V, 0 mA ≤ IOUT ≤ 20 mA, −40°C ≤ TA ≤ +125°C 14
Dropout voltage VS − VO 0.8 V VS = 4.1 V, ILOAD = 10 mA, −40°C ≤ TA ≤ +125°C 14
Supply voltage VS -0.3 18 V 16
Output to GND voltage VOUT -0.3 V Upper limit printed as VS + 0.3 V 16
Operating temperature range (REF19x) TA -40 125 °C REF19x 16
Storage temperature range TSTG -65 150 °C PDIP, SOIC package 16
Junction temperature range TJ -65 150 °C PDIP, SOIC package 16
Lead temperature (soldering) 300 °C Soldering 60 sec 16
Thermal resistance, junction-to-ambient θJA 158 °C/W 8-Lead SOIC (R), device soldered in circuit board 16
Thermal resistance, junction-to-case θJC 43 °C/W 8-Lead SOIC (R) 16

CAD (KiCad official)

  • Symbol: REF196GSZ-REEL7
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: ref196gsz-reel7-etched.step / ref196gsz-reel7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ref196gsz-reel7.step / ref196gsz-reel7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (28 pp, sha256 71d24ecc74f76ebc, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF