main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17d ago
viewers ref196gsz-reel: viewers · Ray 17d ago
package.json Publish 0.1.0 · Ray 17d ago
page.json Set visibility: public · Ray 17d ago
README.md Publish 0.1.0 · Ray 17d ago
ref196gsz-reel-etched.glb Publish 0.1.0 · Ray 17d ago
ref196gsz-reel-etched.step ref196gsz-reel: factory component page (tier=lcsc) · Ray 17d ago
ref196gsz-reel-hero.glb ref196gsz-reel: hero GLB from the etched model (keeps the MPN mark) · Ray 17d ago
ref196gsz-reel-hero.overlay.json Publish 0.1.0 · Ray 17d ago
ref196gsz-reel.glb Publish 0.1.0 · Ray 17d ago
ref196gsz-reel.kicad_mod Publish 0.1.0 · Ray 17d ago
ref196gsz-reel.kicad_sym Publish 0.1.0 · Ray 17d ago
ref196gsz-reel.lbr Publish 0.1.0 · Ray 17d ago
ref196gsz-reel.step Publish 0.1.0 · Ray 17d ago

REF196GSZ-REEL

Analog Devices · Voltage Reference · SOIC-8

REF196GSZ-REEL from Analog Devices, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 TP unconnected Test Pin 1 is reserved for in-package Zener zap trimming and the user should leave it unconnected.
2 VS power_in Supply input, which can be as low as 100 mV above the output voltage while the reference remains in regulation.
3 SLEEP input Applying a low TTL or CMOS level turns the output off and reduces supply current to less than 15 μA.
4 GND power_in Ground reference pin for the device.
5 TP unconnected Test Pin 5 is reserved for in-package Zener zap trimming and the user should leave it unconnected.
6 OUTPUT output Voltage reference output, rated for high output current of 30 mA and protected against short circuit.
7 NC unconnected No connect pin, with no internal connection.
8 NC unconnected No connect pin, with no internal connection.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package SOIC-8
Category Power Management (PMIC)
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Initial accuracy (output voltage), G grade VO 3.29 3.3 3.31 V IOUT = 0 mA 12
Line regulation, G grade (25°C) ΔVO/ΔVIN 4 8 ppm/V 3.50 V ≤ VS ≤ 15 V, IOUT = 0 mA 12
Load regulation, G grade (25°C) ΔVO/ΔVLOAD 6 15 ppm/mA VS = 5.0 V, 0 mA ≤ IOUT ≤ 30 mA 12
Dropout voltage (25°C) VS − VO 0.8 V VS = 4.1 V, ILOAD = 10 mA 12
Dropout voltage (25°C) VS − VO 1 V VS = 4.3 V, ILOAD = 30 mA 12
Long-term stability DVO 1.2 mV 1000 hours @ 125°C 12
Temperature coefficient, G grade (-40°C to +85°C) TCVO 10 25 ppm/°C IOUT = 0 mA 13
Line regulation, G grade (-40°C to +85°C) ΔVO/ΔVIN 10 20 ppm/V 3.5 V ≤ VS ≤ 15 V, IOUT = 0 mA 13
Load regulation, G grade (-40°C to +85°C) ΔVO/ΔVLOAD 10 20 ppm/mA VS = 5.0 V, 0 mA ≤ IOUT ≤ 25 mA 13
Dropout voltage (-40°C to +85°C) VS − VO 0.8 V VS = 4.1 V, ILOAD = 10 mA 13
Dropout voltage (-40°C to +85°C) VS − VO 1 V VS = 4.3 V, ILOAD = 25 mA 13
Logic high input voltage (SLEEP pin) VH 2.4 V 13
Logic low input voltage (SLEEP pin) VL 0.8 V 13
Logic high input current (SLEEP pin) IH -8 μA 13
Logic low input current (SLEEP pin) IL -8 μA 13
Supply current 45 μA No load 13
Sleep mode supply current 15 μA No load 13
Temperature coefficient, G grade (-40°C to +125°C) TCVO 10 ppm/°C IOUT = 0 mA 14
Line regulation, G grade (-40°C to +125°C) ΔVO/ΔVIN 20 ppm/V 3.50 V ≤ VS ≤ 15 V, IOUT = 0 mA 14
Load regulation, G grade (-40°C to +125°C) ΔVO/ΔVLOAD 20 ppm/mA VS = 5.0 V, 0 mA ≤ IOUT ≤ 20 mA 14
Dropout voltage (-40°C to +125°C) VS − VO 0.8 V VS = 4.1 V, ILOAD = 10 mA 14
Supply voltage -0.3 18 V 16
Output to GND -0.3 V Maximum printed as VS + 0.3 V 16
Storage temperature range -65 150 °C PDIP, SOIC package 16
Operating temperature range -40 125 °C REF19x 16
Junction temperature range -65 150 °C PDIP, SOIC package 16
Lead temperature (soldering) 300 °C Soldering 60 sec 16
Thermal resistance, junction-to-ambient θJA 158 °C/W 8-Lead SOIC (R), device soldered in circuit board 16
Thermal resistance, junction-to-case θJC 43 °C/W 8-Lead SOIC (R) 16

CAD (KiCad official)

  • Symbol: REF196GSZ-REEL
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: ref196gsz-reel-etched.step / ref196gsz-reel-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ref196gsz-reel.step / ref196gsz-reel.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (28 pp, sha256 71d24ecc74f76ebc, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF