Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

RCLAMP1221PW.C

SEMTECH · ESD And Surge Protection (TVS/ESD) · DFN1006-2

RCLAMP1221PW.C from SEMTECH, in a DFN1006-2. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Pin 1 passive Pin 1 is marked by a bar on the package and is the reference for pin 1 location; the device is electrically symmetrical and protects one line with a 12 V reverse stand-off voltage (VRWM) and a 0.45 pF maximum junction capacitance at VR = 0 V.
2 2 passive Pin 2 is the other terminal of the 2-lead DFN package; the device is electrically symmetrical, rated for 12 V working voltage and 4 A peak pulse current (tp = 8/20 µs).

Key specifications

Parameter Value
Manufacturer SEMTECH
Package DFN1006-2
Category Circuit Protection
Pins 2

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Reverse Breakdown Voltage VBR 13.5 15.6 17.5 V IT = 1mA 2
Junction Capacitance CJ 0.32 0.45 pF VR = 0V, f = 1MHz 2
Reverse Leakage Current IR 100 nA VRWM = 12V 2
Clamping Voltage VC 16.9 21 V tp = 8/20μs, IPP = 1A 2
Clamping Voltage VC 19.7 24 V tp = 8/20μs, IPP = 4A 2
Peak Pulse Current IPP 4 A tp = 8/20µs 2
ESD per IEC 61000-4-2 (Contact) VESD -10 10 kV IEC 61000-4-2 contact 2
ESD per IEC 61000-4-2 (Air) VESD -12 12 kV IEC 61000-4-2 air 2
Operating Temperature TOP -40 85 °C 2
Storage Temperature TSTG -55 150 °C 2
Reverse Stand-Off Voltage VRWM 12 V 2
ESD Clamping Voltage (TLP) VC 18.1 V tp = 0.2/100ns, ITLP = 4A 2
ESD Clamping Voltage (TLP) VC 25.8 V tp = 0.2/100ns, ITLP = 16A 2
Dynamic Resistance RDYN 0.64 Ω tp = 0.2/100ns 2

CAD (KiCad official)

  • Symbol: RCLAMP1221PW.C
  • Footprint: Diode_SMD:D_SOD-882
  • 3D model: DFN1006-2 (KiCad packages3D, STEP)
  • 3D model files: rclamp1221pw-c-etched.step / rclamp1221pw-c-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); rclamp1221pw-c.step / rclamp1221pw-c.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: SEMTECH datasheet (6 pp, sha256 774febfc6519ee33, retrieved 2026-10-15, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF