component
R5460N212AF-TR-FE
Public Made by Adomby adom
Ricoh Elec Devices Battery Management, SOT-23-6. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownR5460N212AF-TR-FE
Ricoh Elec Devices · Battery Management · SOT-23-6
R5460N212AF-TR-FE from Ricoh Elec Devices, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | DOUT | output | Over-discharge detection CMOS output. Drives the gate of the external discharge-control MOSFET. Goes 'L' after the internal fixed delay (128 ms typ) when a cell voltage falls below the over-discharge threshold; returns 'H' when release conditions are satisfied. |
| 2 | COUT | output | Over-charge detection CMOS output. Drives the gate of the external charge-control MOSFET. Goes 'L' after the internal fixed delay (1.0 s typ) when a cell voltage exceeds the over-charge threshold; returns 'H' after over-charge release. Also asserts on excess charge-current detection. |
| 3 | V- | input | Charger / load negative sense input. Sensed against VDD to detect excess discharge-current (VDET3 ≈ 0.05-0.2 V), excess charge-current (VDET4 ≈ -0.1 to -0.4 V), and short-circuit conditions (Vshort ≈ 1.1 V typ). Absolute max range VDD-30 V to VDD+0.3 V. |
| 4 | VC | input | Middle-point (center-tap) voltage input between the two series cells. Provides the reference node used by the cell-1 / cell-2 voltage detectors (VD1U/L, VD2U/L). Absolute max VSS-0.3 V to VDD+0.3 V. |
| 5 | VDD | power_in | Positive supply pin, tied to the positive terminal of the upper cell (2-cell stack). Also serves as the substrate reference of the IC. Absolute max -0.3 V to +12 V; V- detection references are all taken relative to VDD. |
| 6 | VSS | power_in | Ground / negative supply pin of the IC, tied to the negative terminal of the lower cell. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Ricoh Elec Devices |
| Package | SOT-23-6 |
| Category | PMIC |
| Pins | 6 |
Ordering variants
Same part, different packaging or reel option.
R5460N212AF-TR-FENR5460N212AF-TR-FEK
CAD (KiCad official)
- Symbol:
R5460N212AF-TR-FE - Footprint:
Package_TO_SOT_SMD:SOT-23-6 - 3D model: SOT-23-6 (KiCad packages3D, STEP)
- 3D model files:
r5460n212af-tr-fe-etched.step/r5460n212af-tr-fe-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);r5460n212af-tr-fe.step/r5460n212af-tr-fe.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Ricoh Elec Devices datasheet (33 pp, sha256
1b26c54b8790b19f, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).